This document compares FPGAs and CPLDs, noting that FPGAs are more expensive but have higher densities of up to 1 million gates and support more complex applications, while CPLDs are less expensive with lower densities of up to 10,000 gates and are suitable for small-scale uses due to their non-volatile memory and lower power consumption. Key differences include FPGAs using LUT architecture versus CPLDs using a sea of gates format, with FPGA performance dependent on application and CPLD performance generally being higher.

1. VLSI DESIGN
16-04-2020 T.GOWRI KISHORE

2. S.No FPGA CPLD
1 It is more expensive It is less expensive
2 The Architecture is Gate Array Format The Architecture is PALs Format
3 Power consumption is High Power Consumption is low
4 Speed performance is depends on application Speed performance is high
5 FPGA is a volatile memory CPLD is a Non-Volatile Memory
6 Density of Gates is from 10,000 to 1 Million Density of Gates is up to 10,000
7 The internal Architecture of FPGA is LUT The internal Architecture of CPLD is a form of Logic
function with Sea of Gates
8 Suitable for complex applications Suitable for small scale applications
16-04-2020 T.GOWRI KISHORE

3. FPGA
16-04-2020 T.GOWRI KISHORE

4. CPLD
16-04-2020 T.GOWRI KISHORE