VHDL is a hardware description language used to model digital systems. It allows modeling at different levels of abstraction including dataflow, behavioral, and structural. An entity declares the interface of a design using ports. The internal description is defined in an architecture using either dataflow assignments, behavioral processes, or as a structure of interconnected components. Architectures can be tested using a testbench that generates stimulus and checks the design response.