SlideShare a Scribd company logo
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
DOI:10.5121/ijcax.2017.4301 1
TRACE LENGTH CALCULATION ON PCBS
Shlaghya S Vasista
M.Tech CSE, BMS College of Engineering, India
ABSTRACT
The design of silicon chips in every semiconductor industry involves the testing of these chips with other
components on the board. The platform developed acts as power on vehicle for the silicon chips. This
Printed Circuit Board design that serves as a validation platform is foundational to the semiconductor
industry.
The manual/repetitive design activities that accompany the development of this board must be minimized to
achieve high quality, improve design efficiency, and eliminate human-errors. One of the time consuming
tasks in the board design is the Trace Length matching. The paper aims to reduce the length matching time
by automating it using SKILL scripts.
KEYWORDS
Trace length calculation, Board design, SKILL script, python script
1. INTRODUCTION
The design of the Printed Circuit Board (PCB) can be done using any of the CAD tools.
Computer-aided design (CAD) can be defined as the use of computer systems to assist in the
creation, modification and analysis or optimization of a design. (Computer Aided Design and
Manufacturing, K.Lalit et al., 2008) PCB Designer speeds designs from placement through
routing till manufacturing with powerful features such as partitioning of design, RF design
capabilities, and interconnection of design planning. This PCB design solution is highly scalable
and production-proven to increase productivity and help the users to quickly ramp up to volume
production. SKILL is the scripting language used to build its ECAD tools.
2. PROBLEM STATEMENT
Before defining the problem of trace length calculation, understanding the board terms is
important.
A. Abbreviations and Acronyms
• Schematics: Schematics for electronic circuits are designed by design engineers using
EDA (electronic design automation) tools called as schematic capture tools. They are
drawn as a series of lines and symbols representing the circuit. (Engineering Drawing
and Design, David.A et al.) These apparatuses go past straightforward drawing of
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
2
devices and associations. They are integrated into the IC design flow for validation
and simulation of the circuit.
• Part number: Each of the elements on the Schematic design is associated with a part
number. The schematics use logical part numbers while the physical part numbers
specific to organizations are different.
• Symbols: An electronic symbol is a pictogram used to symbolize electrical and
electronic devices like wires, resistors, batteries and transistors in a schematic diagram
of a circuit. These symbols can vary between countries but are mostly standardized
internationally.
• Footprint: A footprint or a pattern is the arrangement of pads (in surface-mount
technology) or throughholes (in through-hole technology) used to electrically connect
and physically attach components to PCB. The pattern on a circuit board matches the
arrangement of leads on a component
• Library: A central database that stores all the symbol and footprints of different
boards
• Part Table File (.ptf extension): CAD tool’s file format for Schematic parts
• Net: A net is a conductor that interconnects 2 or more component terminals
• Microstrip and Stripline length: The length of the connection on external layers of
the circuit is called microstrip while the length in between the layers is called stripline
length
B. Trace Length Calculation
When a board design is in process, there are rules that need to be followed. One of the rules is
that the total length of high speed signal routings must not exceed a threshold value. The micro
strip and the strip line lengths must be extracted separately from the board to verify the lengths.
When a connection is made from a component U1 to component U2, the connection ends with a
resistor. This length is called as termination length or the dangling length.
To calculate lengths, the CAD tool provides in built reports which are drawn for a given board.
There is a layer by layer length report that can be extracted from this tool. This provides the
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
3
length of each connection on multiple layers. The total length of a connection and the dangling
lengths must be manually extracted from the report.
The board design will be followed by the board tape out. At each stage of the design, it must be
checked for its correctness. This means that the length reports from the CAD tool must be
extracted and the manual calculations must be done each time there is a change in the board. This
is a tedious task and consumes precious time during board tape outs.
3. PROPOSED SOLUTION
The solution to this problem is the development of a SKILL script that calculates the distance
between 2 components for all the nets in the board. The SKILL script starts the length calculation
from point1 and stops when point2 is reached. This eliminates the inclusion of the dangling
length.
It also separately calculates the length of the net as microstrip and stripline. The execution of this
script produces a text report that contains the net names, total lengths, micro strip and strip line
lengths. The script also provides the break point in the net if there exists any in the case of a T
junction. It provides separate lengths to each end point from the breakpoint observed. This will
help to calculate the dangling length but does not include it in the total length calculation.
4. IMPLEMENTATION
In electronic design, a netlist is a description of the connectivity of an electronic circuit. A single
netlist is a collection of several related lists. A much simpler definition states that a netlist
consists of a list of the terminals (pins) of the electronic components in a circuit and a list of the
electrical conductors that interconnect the terminals. A net is a conductor that interconnects two
or more component terminals.
Branches are edges of a circuit.
Each branch has children. Children can be “paths”, “vias” or “pins”. A path consists of line
segments or arc segments.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
4
The below code snippet traverses the entire path, from Net Name till the segments. It obtains the
start and end points of the segments.
The line segments can be horizontal or vertical or odd as shown in the figure below. The length of
horizontal and vertical segments can be calculated by subtracting the x and y locations of the end
points. However the odd line length must be calculated using Pythagoras theorem.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
5
The below code snippet shows the implementation of the line types.
The length of the line segments can be easily calculate d. These segments might also contain arcs
whose length might be crucial.
The arc length must be calculated separately as shown below in the code snippet.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
6
5. RESULTS
The SKILL code is saved with a .il extension. The code can be loaded on the PCB Editor using
the command:
Load(“TLC.il”)
Once the script is loaded, the function name must be called to execute the script.
The function accepts inputs of component 1 and 2. The Netlist file can also be provided as an
input. In this solution, the netlist name and location are hardcoded in the program.
The output file is created in the same location where the script and the input files are stored. The
output file consists of the lengths as below.
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
7
6. CONCLUSION AND FUTURE WORK
The SKILL script developed helps calculate the lengths in minutes which earlier was taking more
than 1 working day. The script works significantly if the board design is accurate. It also works if
the board contains vias that are misplaced at the terminating end of the connection.
However, if the board contains vias that are misplaced at the connection beginning, the SKILL
script fails to extract the net length as it does not find the right pin in the beginning. The way to
find out the misplaced via and its length extraction when the board is not accurate is the future
work of this script.
ACKNOWLEDGEMENT
I would like to thank Intel India Pvt Ltd for having given me the opportunity to learn and develop
my skills in the area of board design and automation. Learning the CAD tool and its scripting
language is an added advantage to my career.
I would like to thank my manager and the guiding force behind this project, Mr.Suresh
Subramanyam, Engineering Manager, Client Research and Development, Intel India Pvt Ltd. I
would also like to thank my mentors Ramesh Pradeep, Intel India Pvt Ltd and C Yogasundram,
Intel India Pvt Ltd for their constant guidance in the project.
I would like to thank my college BMS College of Engineering for having given me the
opportunity to publish this paper. My sincere thanks to Dr.B.G.Prasad, Professor and HoD, CSE,
BMS College of Engineering, Bangalore.
REFERENCES
[1] Engineering Drawing and Design by David.A. Madsen, David.P.Madsen, 2012, P 811
[2] Computer Aided Design and Manufacturing by K.Lalit Narayan, K.Mallikarjun Rao, M.M.M.Sarcar
[3] http://www.intel.com
[4] http://library.intel.com
International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017
8
[5] https://intelpedia.intel.com
[6] http://www.extremetech.com
[7] https://en.wikipedia.org
[8] https://www.tutorialspoint.com

More Related Content

Similar to TRACE LENGTH CALCULATION ON PCBS

Application of a software programme language called python in determining the...
Application of a software programme language called python in determining the...Application of a software programme language called python in determining the...
Application of a software programme language called python in determining the...
eSAT Journals
 
Design of Digital Parity Generator Layout using 0.7 micron Technology
Design of Digital Parity Generator Layout using 0.7 micron Technology Design of Digital Parity Generator Layout using 0.7 micron Technology
Design of Digital Parity Generator Layout using 0.7 micron Technology
IJECEIAES
 
Optimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm TechnologyOptimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm Technology
IJEEE
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
 
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGSA STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
International Journal of Technical Research & Application
 
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm TechnologyDesign Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
IJEEE
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
IJERA Editor
 
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
ijtsrd
 
Implementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTLImplementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTL
IRJET Journal
 
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
Design Efficient Wireless Monitoring Platform for Recycling Point SpotsDesign Efficient Wireless Monitoring Platform for Recycling Point Spots
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
IJMTST Journal
 
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
IRJET Journal
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IOSRJVSP
 
Virtual Lab for Electronics
Virtual Lab for ElectronicsVirtual Lab for Electronics
Virtual Lab for Electronics
IRJET Journal
 
Efficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full SubtractorEfficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full Subtractor
IJEEE
 
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
IJEEE
 
Minor Project Report on - short range personal 'RADAR'.
Minor Project Report on - short range personal 'RADAR'.Minor Project Report on - short range personal 'RADAR'.
Minor Project Report on - short range personal 'RADAR'.
Sarvesh Kushwaha
 
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET Journal
 
Schematic and PCB Design Using Eagle
Schematic and PCB Design Using EagleSchematic and PCB Design Using Eagle
Schematic and PCB Design Using Eagle
Moe Moe Myint
 
Auto conversion of serial C code to CUDA code
Auto conversion of serial C code to CUDA codeAuto conversion of serial C code to CUDA code
Auto conversion of serial C code to CUDA code
IRJET Journal
 

Similar to TRACE LENGTH CALCULATION ON PCBS (20)

Application of a software programme language called python in determining the...
Application of a software programme language called python in determining the...Application of a software programme language called python in determining the...
Application of a software programme language called python in determining the...
 
Design of Digital Parity Generator Layout using 0.7 micron Technology
Design of Digital Parity Generator Layout using 0.7 micron Technology Design of Digital Parity Generator Layout using 0.7 micron Technology
Design of Digital Parity Generator Layout using 0.7 micron Technology
 
Optimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm TechnologyOptimized Layout Design of Priority Encoder using 65nm Technology
Optimized Layout Design of Priority Encoder using 65nm Technology
 
Design and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilogDesign and implementation of 32 bit alu using verilog
Design and implementation of 32 bit alu using verilog
 
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGSA STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
 
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm TechnologyDesign Analysis of Delay Register with PTL Logic using 90 nm Technology
Design Analysis of Delay Register with PTL Logic using 90 nm Technology
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
 
Investigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing ApproachInvestigating the Performance of NoC Using Hierarchical Routing Approach
Investigating the Performance of NoC Using Hierarchical Routing Approach
 
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
Design and Detection of Underground Cable Fault Using Raspberry Pi and IoT Sy...
 
Implementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTLImplementation of Carry Skip Adder using PTL
Implementation of Carry Skip Adder using PTL
 
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
Design Efficient Wireless Monitoring Platform for Recycling Point SpotsDesign Efficient Wireless Monitoring Platform for Recycling Point Spots
Design Efficient Wireless Monitoring Platform for Recycling Point Spots
 
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
Design & Simulation of Half Adder Circuit using AVL Technique Based on CMOS T...
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
 
Virtual Lab for Electronics
Virtual Lab for ElectronicsVirtual Lab for Electronics
Virtual Lab for Electronics
 
Efficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full SubtractorEfficient Layout Design of CMOS Full Subtractor
Efficient Layout Design of CMOS Full Subtractor
 
Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology Layout Design of Low Power Half Adder using 90nm Technology
Layout Design of Low Power Half Adder using 90nm Technology
 
Minor Project Report on - short range personal 'RADAR'.
Minor Project Report on - short range personal 'RADAR'.Minor Project Report on - short range personal 'RADAR'.
Minor Project Report on - short range personal 'RADAR'.
 
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...IRJET -  	  High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
IRJET - High Speed Inexact Speculative Adder using Carry Look Ahead Adder...
 
Schematic and PCB Design Using Eagle
Schematic and PCB Design Using EagleSchematic and PCB Design Using Eagle
Schematic and PCB Design Using Eagle
 
Auto conversion of serial C code to CUDA code
Auto conversion of serial C code to CUDA codeAuto conversion of serial C code to CUDA code
Auto conversion of serial C code to CUDA code
 

More from ijcax

NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGESNEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
ijcax
 
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEMTHE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
ijcax
 
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKSCOMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
ijcax
 
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
ijcax
 
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
ijcax
 
On Fuzzy Soft Multi Set and Its Application in Information Systems
On Fuzzy Soft Multi Set and Its Application in Information Systems On Fuzzy Soft Multi Set and Its Application in Information Systems
On Fuzzy Soft Multi Set and Its Application in Information Systems
ijcax
 
RESEARCH ISSUES IN WEB MINING
RESEARCH ISSUES IN WEB MINING RESEARCH ISSUES IN WEB MINING
RESEARCH ISSUES IN WEB MINING
ijcax
 
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
ijcax
 
BLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLINDBLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLIND
ijcax
 
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
ijcax
 
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORMADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
ijcax
 
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
ijcax
 
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
ijcax
 
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
ijcax
 
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
ijcax
 
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
ijcax
 
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
ijcax
 
BLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLINDBLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLIND
ijcax
 
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
ijcax
 
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUDIMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
ijcax
 

More from ijcax (20)

NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGESNEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
NEW ONTOLOGY RETRIEVAL IMAGE METHOD IN 5K COREL IMAGES
 
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEMTHE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
THE STUDY OF CUCKOO OPTIMIZATION ALGORITHM FOR PRODUCTION PLANNING PROBLEM
 
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKSCOMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
COMPARATIVE ANALYSIS OF ROUTING PROTOCOLS IN MOBILE AD HOC NETWORKS
 
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
PREDICTING ACADEMIC MAJOR OF STUDENTS USING BAYESIAN NETWORKS TO THE CASE OF ...
 
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
A Multi Criteria Decision Making Based Approach for Semantic Image Annotation
 
On Fuzzy Soft Multi Set and Its Application in Information Systems
On Fuzzy Soft Multi Set and Its Application in Information Systems On Fuzzy Soft Multi Set and Its Application in Information Systems
On Fuzzy Soft Multi Set and Its Application in Information Systems
 
RESEARCH ISSUES IN WEB MINING
RESEARCH ISSUES IN WEB MINING RESEARCH ISSUES IN WEB MINING
RESEARCH ISSUES IN WEB MINING
 
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
 
BLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLINDBLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLIND
 
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
INTELLIGENT AGENT FOR PUBLICATION AND SUBSCRIPTION PATTERN ANALYSIS OF NEWS W...
 
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORMADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
ADVANCED E-VOTING APPLICATION USING ANDROID PLATFORM
 
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
 
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
RESEARCH TRENDS İN EDUCATIONAL TECHNOLOGY İN TURKEY: 2010-2018 YEAR THESIS AN...
 
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
IMPACT OF APPLYING INTERNATIONAL QUALITY STANDARDS ON MEDICAL EQUIPMENT IN SA...
 
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
SPAM FILTERING SECURITY EVALUATION FRAMEWORK USING SVM, LR AND MILR
 
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
Developing Product Configurator Tool Using CADs’ API with the help of Paramet...
 
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
DESIGN AND DEVELOPMENT OF CUSTOM CHANGE MANAGEMENT WORKFLOW TEMPLATES AND HAN...
 
BLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLINDBLIND AID : TRAVEL AID FOR BLIND
BLIND AID : TRAVEL AID FOR BLIND
 
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
TEACHER’S ATTITUDE TOWARDS UTILISING FUTURE GADGETS IN EDUCATION
 
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUDIMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
IMPROVING REAL TIME TASK AND HARNESSING ENERGY USING CSBTS IN VIRTUALIZED CLOUD
 

Recently uploaded

tapal brand analysis PPT slide for comptetive data
tapal brand analysis PPT slide for comptetive datatapal brand analysis PPT slide for comptetive data
tapal brand analysis PPT slide for comptetive data
theahmadsaood
 
一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单
enxupq
 
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
Subhajit Sahu
 
The affect of service quality and online reviews on customer loyalty in the E...
The affect of service quality and online reviews on customer loyalty in the E...The affect of service quality and online reviews on customer loyalty in the E...
The affect of service quality and online reviews on customer loyalty in the E...
jerlynmaetalle
 
Q1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year ReboundQ1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year Rebound
Oppotus
 
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
NABLAS株式会社
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP
 
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project PresentationPredicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Boston Institute of Analytics
 
Malana- Gimlet Market Analysis (Portfolio 2)
Malana- Gimlet Market Analysis (Portfolio 2)Malana- Gimlet Market Analysis (Portfolio 2)
Malana- Gimlet Market Analysis (Portfolio 2)
TravisMalana
 
Ch03-Managing the Object-Oriented Information Systems Project a.pdf
Ch03-Managing the Object-Oriented Information Systems Project a.pdfCh03-Managing the Object-Oriented Information Systems Project a.pdf
Ch03-Managing the Object-Oriented Information Systems Project a.pdf
haila53
 
Best best suvichar in gujarati english meaning of this sentence as Silk road ...
Best best suvichar in gujarati english meaning of this sentence as Silk road ...Best best suvichar in gujarati english meaning of this sentence as Silk road ...
Best best suvichar in gujarati english meaning of this sentence as Silk road ...
AbhimanyuSinha9
 
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
vcaxypu
 
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
nscud
 
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
vcaxypu
 
Empowering Data Analytics Ecosystem.pptx
Empowering Data Analytics Ecosystem.pptxEmpowering Data Analytics Ecosystem.pptx
Empowering Data Analytics Ecosystem.pptx
benishzehra469
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP
 
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
axoqas
 
一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单
ewymefz
 
Investigate & Recover / StarCompliance.io / Crypto_Crimes
Investigate & Recover / StarCompliance.io / Crypto_CrimesInvestigate & Recover / StarCompliance.io / Crypto_Crimes
Investigate & Recover / StarCompliance.io / Crypto_Crimes
StarCompliance.io
 
一比一原版(YU毕业证)约克大学毕业证成绩单
一比一原版(YU毕业证)约克大学毕业证成绩单一比一原版(YU毕业证)约克大学毕业证成绩单
一比一原版(YU毕业证)约克大学毕业证成绩单
enxupq
 

Recently uploaded (20)

tapal brand analysis PPT slide for comptetive data
tapal brand analysis PPT slide for comptetive datatapal brand analysis PPT slide for comptetive data
tapal brand analysis PPT slide for comptetive data
 
一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单一比一原版(QU毕业证)皇后大学毕业证成绩单
一比一原版(QU毕业证)皇后大学毕业证成绩单
 
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
Algorithmic optimizations for Dynamic Levelwise PageRank (from STICD) : SHORT...
 
The affect of service quality and online reviews on customer loyalty in the E...
The affect of service quality and online reviews on customer loyalty in the E...The affect of service quality and online reviews on customer loyalty in the E...
The affect of service quality and online reviews on customer loyalty in the E...
 
Q1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year ReboundQ1’2024 Update: MYCI’s Leap Year Rebound
Q1’2024 Update: MYCI’s Leap Year Rebound
 
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
【社内勉強会資料_Octo: An Open-Source Generalist Robot Policy】
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
 
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project PresentationPredicting Product Ad Campaign Performance: A Data Analysis Project Presentation
Predicting Product Ad Campaign Performance: A Data Analysis Project Presentation
 
Malana- Gimlet Market Analysis (Portfolio 2)
Malana- Gimlet Market Analysis (Portfolio 2)Malana- Gimlet Market Analysis (Portfolio 2)
Malana- Gimlet Market Analysis (Portfolio 2)
 
Ch03-Managing the Object-Oriented Information Systems Project a.pdf
Ch03-Managing the Object-Oriented Information Systems Project a.pdfCh03-Managing the Object-Oriented Information Systems Project a.pdf
Ch03-Managing the Object-Oriented Information Systems Project a.pdf
 
Best best suvichar in gujarati english meaning of this sentence as Silk road ...
Best best suvichar in gujarati english meaning of this sentence as Silk road ...Best best suvichar in gujarati english meaning of this sentence as Silk road ...
Best best suvichar in gujarati english meaning of this sentence as Silk road ...
 
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
一比一原版(ArtEZ毕业证)ArtEZ艺术学院毕业证成绩单
 
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
一比一原版(CBU毕业证)卡普顿大学毕业证成绩单
 
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
一比一原版(RUG毕业证)格罗宁根大学毕业证成绩单
 
Empowering Data Analytics Ecosystem.pptx
Empowering Data Analytics Ecosystem.pptxEmpowering Data Analytics Ecosystem.pptx
Empowering Data Analytics Ecosystem.pptx
 
Criminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdfCriminal IP - Threat Hunting Webinar.pdf
Criminal IP - Threat Hunting Webinar.pdf
 
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
哪里卖(usq毕业证书)南昆士兰大学毕业证研究生文凭证书托福证书原版一模一样
 
一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单一比一原版(NYU毕业证)纽约大学毕业证成绩单
一比一原版(NYU毕业证)纽约大学毕业证成绩单
 
Investigate & Recover / StarCompliance.io / Crypto_Crimes
Investigate & Recover / StarCompliance.io / Crypto_CrimesInvestigate & Recover / StarCompliance.io / Crypto_Crimes
Investigate & Recover / StarCompliance.io / Crypto_Crimes
 
一比一原版(YU毕业证)约克大学毕业证成绩单
一比一原版(YU毕业证)约克大学毕业证成绩单一比一原版(YU毕业证)约克大学毕业证成绩单
一比一原版(YU毕业证)约克大学毕业证成绩单
 

TRACE LENGTH CALCULATION ON PCBS

  • 1. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 DOI:10.5121/ijcax.2017.4301 1 TRACE LENGTH CALCULATION ON PCBS Shlaghya S Vasista M.Tech CSE, BMS College of Engineering, India ABSTRACT The design of silicon chips in every semiconductor industry involves the testing of these chips with other components on the board. The platform developed acts as power on vehicle for the silicon chips. This Printed Circuit Board design that serves as a validation platform is foundational to the semiconductor industry. The manual/repetitive design activities that accompany the development of this board must be minimized to achieve high quality, improve design efficiency, and eliminate human-errors. One of the time consuming tasks in the board design is the Trace Length matching. The paper aims to reduce the length matching time by automating it using SKILL scripts. KEYWORDS Trace length calculation, Board design, SKILL script, python script 1. INTRODUCTION The design of the Printed Circuit Board (PCB) can be done using any of the CAD tools. Computer-aided design (CAD) can be defined as the use of computer systems to assist in the creation, modification and analysis or optimization of a design. (Computer Aided Design and Manufacturing, K.Lalit et al., 2008) PCB Designer speeds designs from placement through routing till manufacturing with powerful features such as partitioning of design, RF design capabilities, and interconnection of design planning. This PCB design solution is highly scalable and production-proven to increase productivity and help the users to quickly ramp up to volume production. SKILL is the scripting language used to build its ECAD tools. 2. PROBLEM STATEMENT Before defining the problem of trace length calculation, understanding the board terms is important. A. Abbreviations and Acronyms • Schematics: Schematics for electronic circuits are designed by design engineers using EDA (electronic design automation) tools called as schematic capture tools. They are drawn as a series of lines and symbols representing the circuit. (Engineering Drawing and Design, David.A et al.) These apparatuses go past straightforward drawing of
  • 2. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 2 devices and associations. They are integrated into the IC design flow for validation and simulation of the circuit. • Part number: Each of the elements on the Schematic design is associated with a part number. The schematics use logical part numbers while the physical part numbers specific to organizations are different. • Symbols: An electronic symbol is a pictogram used to symbolize electrical and electronic devices like wires, resistors, batteries and transistors in a schematic diagram of a circuit. These symbols can vary between countries but are mostly standardized internationally. • Footprint: A footprint or a pattern is the arrangement of pads (in surface-mount technology) or throughholes (in through-hole technology) used to electrically connect and physically attach components to PCB. The pattern on a circuit board matches the arrangement of leads on a component • Library: A central database that stores all the symbol and footprints of different boards • Part Table File (.ptf extension): CAD tool’s file format for Schematic parts • Net: A net is a conductor that interconnects 2 or more component terminals • Microstrip and Stripline length: The length of the connection on external layers of the circuit is called microstrip while the length in between the layers is called stripline length B. Trace Length Calculation When a board design is in process, there are rules that need to be followed. One of the rules is that the total length of high speed signal routings must not exceed a threshold value. The micro strip and the strip line lengths must be extracted separately from the board to verify the lengths. When a connection is made from a component U1 to component U2, the connection ends with a resistor. This length is called as termination length or the dangling length. To calculate lengths, the CAD tool provides in built reports which are drawn for a given board. There is a layer by layer length report that can be extracted from this tool. This provides the
  • 3. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 3 length of each connection on multiple layers. The total length of a connection and the dangling lengths must be manually extracted from the report. The board design will be followed by the board tape out. At each stage of the design, it must be checked for its correctness. This means that the length reports from the CAD tool must be extracted and the manual calculations must be done each time there is a change in the board. This is a tedious task and consumes precious time during board tape outs. 3. PROPOSED SOLUTION The solution to this problem is the development of a SKILL script that calculates the distance between 2 components for all the nets in the board. The SKILL script starts the length calculation from point1 and stops when point2 is reached. This eliminates the inclusion of the dangling length. It also separately calculates the length of the net as microstrip and stripline. The execution of this script produces a text report that contains the net names, total lengths, micro strip and strip line lengths. The script also provides the break point in the net if there exists any in the case of a T junction. It provides separate lengths to each end point from the breakpoint observed. This will help to calculate the dangling length but does not include it in the total length calculation. 4. IMPLEMENTATION In electronic design, a netlist is a description of the connectivity of an electronic circuit. A single netlist is a collection of several related lists. A much simpler definition states that a netlist consists of a list of the terminals (pins) of the electronic components in a circuit and a list of the electrical conductors that interconnect the terminals. A net is a conductor that interconnects two or more component terminals. Branches are edges of a circuit. Each branch has children. Children can be “paths”, “vias” or “pins”. A path consists of line segments or arc segments.
  • 4. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 4 The below code snippet traverses the entire path, from Net Name till the segments. It obtains the start and end points of the segments. The line segments can be horizontal or vertical or odd as shown in the figure below. The length of horizontal and vertical segments can be calculated by subtracting the x and y locations of the end points. However the odd line length must be calculated using Pythagoras theorem.
  • 5. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 5 The below code snippet shows the implementation of the line types. The length of the line segments can be easily calculate d. These segments might also contain arcs whose length might be crucial. The arc length must be calculated separately as shown below in the code snippet.
  • 6. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 6 5. RESULTS The SKILL code is saved with a .il extension. The code can be loaded on the PCB Editor using the command: Load(“TLC.il”) Once the script is loaded, the function name must be called to execute the script. The function accepts inputs of component 1 and 2. The Netlist file can also be provided as an input. In this solution, the netlist name and location are hardcoded in the program. The output file is created in the same location where the script and the input files are stored. The output file consists of the lengths as below.
  • 7. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 7 6. CONCLUSION AND FUTURE WORK The SKILL script developed helps calculate the lengths in minutes which earlier was taking more than 1 working day. The script works significantly if the board design is accurate. It also works if the board contains vias that are misplaced at the terminating end of the connection. However, if the board contains vias that are misplaced at the connection beginning, the SKILL script fails to extract the net length as it does not find the right pin in the beginning. The way to find out the misplaced via and its length extraction when the board is not accurate is the future work of this script. ACKNOWLEDGEMENT I would like to thank Intel India Pvt Ltd for having given me the opportunity to learn and develop my skills in the area of board design and automation. Learning the CAD tool and its scripting language is an added advantage to my career. I would like to thank my manager and the guiding force behind this project, Mr.Suresh Subramanyam, Engineering Manager, Client Research and Development, Intel India Pvt Ltd. I would also like to thank my mentors Ramesh Pradeep, Intel India Pvt Ltd and C Yogasundram, Intel India Pvt Ltd for their constant guidance in the project. I would like to thank my college BMS College of Engineering for having given me the opportunity to publish this paper. My sincere thanks to Dr.B.G.Prasad, Professor and HoD, CSE, BMS College of Engineering, Bangalore. REFERENCES [1] Engineering Drawing and Design by David.A. Madsen, David.P.Madsen, 2012, P 811 [2] Computer Aided Design and Manufacturing by K.Lalit Narayan, K.Mallikarjun Rao, M.M.M.Sarcar [3] http://www.intel.com [4] http://library.intel.com
  • 8. International Journal of Computer- Aided Technologies (IJCAx) Vol.4, No.3, July 2017 8 [5] https://intelpedia.intel.com [6] http://www.extremetech.com [7] https://en.wikipedia.org [8] https://www.tutorialspoint.com