SlideShare a Scribd company logo
Processor Architectures



                      Lorenz Sauer
                           2003/04
Synopsis
 History of Computing
 Principal Architecture
   Von Neuman Architecture
   RISC, CISC, VLIW
   SIMD, SISD, MISD, MIMD
• Survey
• Outlook
History of Computing
 1st Switches
 2nd Binary Theory (comprehensive)
   Implemented as:
     Tubes
     Transistor
       BiPolar
       FET (especially MOSFET)
     Future (DNA,...)
Hardware-means to the end...
 Tube Technology
   huge, high power dissipation, very slow
 Transistor
     First models: huge
     Minaturization: rapidly
     BiPolar: fast, decent power dissipation
     FET: decent speed, low power dissipation,
      extreme Intregration Density is possible
Computing Timetable
   1949 John von Neumann
   1970s first microprocessor machines
   1980s IBM PC settling in industry
   1990s large-scale mainframes
   2000s GRID, interconnected computing


 >2000
History: VisiCalc the Killer App
   1979: First released with Apple II
   1981: Ported to IBM PCs
   Convinces the „industry„ of IBM PCs
   New mainstream market born
   Still executable
   27.520bytes of
    Spreadsheetness
Principal Architecture: Basics
 Processor or Central Processing Unit
   CPU is the heart of a computer
   Execute programs stored in main memory
   Instructions are processed sequentially:
     fetched, examined and executed
     Church–Turing thesis
   The CPU is composed of:
     Control Unit
     Arithmetic logic unit (ALU)
     Registers
Principal Architecture
                                       Central Unit
                                          CPU
                                (Central Processing Unit)



                Calculator                                   Controller
                  ALU                                          CU
         (Arithmetical Logical Unit)                        (Control Unit)




                                                                                  Bus System




          Memory                                                  Input/Output
      (Addressing Unit)                                               (IO Unit)
Instruction Execution
 Pure VN(Von Neuman)-Execution Model
   Nowadays few computers employ pure von
    Neumann architecture
   No Check for Interrupts
   Pure VN computers spend a lot of time
    moving data from and to memory
   So called “Neumann bottleneck“
Instruction Execution
 Advanced VN Model(s)
   Interrupt built in
   Bus Architecture extended over several
    busses (different stepping possible)
   Pipelining
   Caching
   Co-Processor (Math, DSP,..)
   Parallelization of Units
Example of Advanced VN Model
                                          Central Unit
                                             CPU
                                   (Cent ral P rocessing Unit )

      Calculator
                             Register set                  Controller      Addressing
        ALU                                                                   AU
                                                             CU
  (Arit hmet ical Logical
                             (Regist er File)           (Cont rol Unit )   (Address Unit )
          Unit )




                                                L1-Cache



                                                  BIU
                                         (Bus Int erface Unit )




                            Controlbus           Databus     Addressbus
The Instruction Set
 Instruction set:
   “Collection of all instructions used to communicate
    with the CPU“
   sizes vary from 20 to 300+ instructions
   Determined upon the type of machine
   larger instruction sets not necessarily better
   tailored to the use (of the processor)
 Compilers generate many machine
  instructions (Ops) from a highlevel language
  statement
 Most common are: CISC, RISC, VLIW
     Complex / Reduced instruction set computing, VLIW
      ~long instructions used in parallelism: see MIMD
Processor: Typical Architectures
   SISD
               S...Single
   MISD       M...Multiple
   SIMD       I...Instruction
               D...Data
   MIMD
SISD
 Single Instruction Single Data
 Almost any conventional PC is SISD
 VN-model is a pure SISD
MISD
 Multiple Instruction Single Data
 No commercial success
 Example: Systolic Processor
SIMD
 Single Instruction Multiple Data
 Executes operations in parallel
 Example: Vector computer aka Array
  computer (~history of supercomputers)
 Nowadays as SIMD extensions
 Speeds up certain applications: chiefly
  multimedia (~rich in single precision
  floating point data)
MIMD
 Multiple Instruction Multiple Data
 Parallel architecture
 Many functional units
 Performs different operations on
  seperate data
 Example: Multiprocessor,
  interconnected workstations
Other: Vector-, Array-Processor
   Common in supercomputers till 1980s
   performs operations in parallel
   Copes well with large data chunks
   Bad under general purpose conditions
   Nowadays in PC-CPUs as SIMD
Other: Artificial Neural Processor
 Employed for pattern recognition
 Artificial Neural Network(ANN) model
 mutually linked, homogeneous
  processing units
 Units perform basic ANN operations:
   Threshold calculation
   Weighting
   Addition,....
Other: Parallel Reduction Machine
 Simplification of expressions
 Expressions reshaped into smaller,
  partial ones
 Obtained through recursion of partial
  expressions
 Performs reduction programs
 String reduction vs. Graph reduction
  machines
Other: Systolic Processor
 Array of Processing units (Cells)
 Single cell trivial
 Relay data via n - I/O
 Structure: Rectangular, Hexagonal or
  triangular
 Elements process same calculation
 Edge cells are the main I/O
Other: Fuzzy Processor
 Based on fuzzy logic
   many-valued logic or probabilistic logic
   approximate values rather than fixed (0|1)
   “set of approximate rules”-logic:
     IF variable IS ~property THEN response 1
     IF variable IS >>property THEN response 2
 Examples:
   Washing maschines,Auto focus,...
Other: Digital Signal Processor
   Used for very specific tasks
   Implements algorithms in Hardware
   Very fast at specific tasks
   Useless for general purpose programs
   Sufficient for some applications
     Can lower overall costs
Survey: GRID Computing
 Used in scenarios to big for single
  supercomputers
 Heterogenous structure
   Heterogenous computer-hardware / software and
    structure scattered around the globe
 Common middleware necessary
   E.g. Globus Toolkit
 2 Types, determined by their use:
   Computation Grids
   Data Grids
 Examples:
   SETI Project, @Folding: Protein folding...
Outlook
 Processor Optimization
 DNA Computer
 Quantum Computer
Outlook: Processor Optimization
 Clock Speeds
 Minaturization
 Improved & extended architecture
 Compilers (good at trvial tasks, fail at
  more complicated and parallel tasks)
 Non-trivial to determine the use of
  instruction extensions
 Most unit extensions are not used
Outlook: DNA Computer
   Concept from 1994
   DNA used as logical gates
   Input: Code as genetic fragments
   Output: spliced fragments
   More or less theoretical (as of yet)
   Estimated to surpass any conventional
    PC in some bioinformatic tasks
Outlook: Quantum Computer
 1981: Quantum computer theory
 Bits vs QBits
 Difficult to generate and maintain,
  due to outside effects
 8 bit Computer is in 1 state of 256
 8 Qbit Computer is in n state(s) of 256
      Superposition of states
 Quantum parallelism
 All values exist; a single value is determined at the time
  of measurement
 10Qbit computer could surpass a supercomputer
 Problems of error correction and calculation reliability

More Related Content

What's hot

Computer Architecture
Computer  ArchitectureComputer  Architecture
Computer Architecture
Amit Kumar
 
Processor Organization
Processor OrganizationProcessor Organization
Processor Organization
Dominik Salvet
 
computer architecture
computer architecture computer architecture
computer architecture
Dr.Umadevi V
 
0 introduction to computer architecture
0 introduction to computer architecture0 introduction to computer architecture
0 introduction to computer architecture
aamc1100
 
Overview of Computer Architecture and Organization
Overview of Computer Architecture and OrganizationOverview of Computer Architecture and Organization
Overview of Computer Architecture and Organization
Vinit Raut
 
Cpu
CpuCpu
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
Ankush Srivastava
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecture
ktosri
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
International Islamic University
 
introduction to embedded systems part 2
introduction to embedded systems part 2introduction to embedded systems part 2
introduction to embedded systems part 2
Hatem Abd El-Salam
 
Cpu
CpuCpu
Cpu
CpuCpu
B.sc cs-ii -u-1.2 digital logic circuits, digital component
B.sc cs-ii -u-1.2 digital logic circuits, digital componentB.sc cs-ii -u-1.2 digital logic circuits, digital component
B.sc cs-ii -u-1.2 digital logic circuits, digital component
Rai University
 
Bca 2nd sem-u-1.2 digital logic circuits, digital component
Bca 2nd sem-u-1.2 digital logic circuits, digital componentBca 2nd sem-u-1.2 digital logic circuits, digital component
Bca 2nd sem-u-1.2 digital logic circuits, digital component
Rai University
 
Unit 1
Unit 1Unit 1
Unit 1
N Gomathi
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
Aiman Hud
 
Advanced computer architecture
Advanced computer architectureAdvanced computer architecture
Advanced computer architecture
krishnaviswambharan
 
Lecture#06 inner workings of the cpu
Lecture#06   inner workings of the cpuLecture#06   inner workings of the cpu
Lecture#06 inner workings of the cpu
Kanapathipillai Shujeevan
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architecture
jeetesh036
 
Computer System Architecture Lecture Note 9 IO fundamentals
Computer System Architecture Lecture Note 9 IO fundamentalsComputer System Architecture Lecture Note 9 IO fundamentals
Computer System Architecture Lecture Note 9 IO fundamentals
Budditha Hettige
 

What's hot (20)

Computer Architecture
Computer  ArchitectureComputer  Architecture
Computer Architecture
 
Processor Organization
Processor OrganizationProcessor Organization
Processor Organization
 
computer architecture
computer architecture computer architecture
computer architecture
 
0 introduction to computer architecture
0 introduction to computer architecture0 introduction to computer architecture
0 introduction to computer architecture
 
Overview of Computer Architecture and Organization
Overview of Computer Architecture and OrganizationOverview of Computer Architecture and Organization
Overview of Computer Architecture and Organization
 
Cpu
CpuCpu
Cpu
 
Introduction to Computer Architecture
Introduction to Computer ArchitectureIntroduction to Computer Architecture
Introduction to Computer Architecture
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecture
 
Computer architecture
Computer architecture Computer architecture
Computer architecture
 
introduction to embedded systems part 2
introduction to embedded systems part 2introduction to embedded systems part 2
introduction to embedded systems part 2
 
Cpu
CpuCpu
Cpu
 
Cpu
CpuCpu
Cpu
 
B.sc cs-ii -u-1.2 digital logic circuits, digital component
B.sc cs-ii -u-1.2 digital logic circuits, digital componentB.sc cs-ii -u-1.2 digital logic circuits, digital component
B.sc cs-ii -u-1.2 digital logic circuits, digital component
 
Bca 2nd sem-u-1.2 digital logic circuits, digital component
Bca 2nd sem-u-1.2 digital logic circuits, digital componentBca 2nd sem-u-1.2 digital logic circuits, digital component
Bca 2nd sem-u-1.2 digital logic circuits, digital component
 
Unit 1
Unit 1Unit 1
Unit 1
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
Advanced computer architecture
Advanced computer architectureAdvanced computer architecture
Advanced computer architecture
 
Lecture#06 inner workings of the cpu
Lecture#06   inner workings of the cpuLecture#06   inner workings of the cpu
Lecture#06 inner workings of the cpu
 
Computer system architecture
Computer system architectureComputer system architecture
Computer system architecture
 
Computer System Architecture Lecture Note 9 IO fundamentals
Computer System Architecture Lecture Note 9 IO fundamentalsComputer System Architecture Lecture Note 9 IO fundamentals
Computer System Architecture Lecture Note 9 IO fundamentals
 

Viewers also liked

Presentation1(1)
Presentation1(1)Presentation1(1)
Presentation1(1)
Ruthvik Vaila
 
CDA4411: Chapter 4 - Processor Technology and Architecture
CDA4411: Chapter 4 - Processor Technology and ArchitectureCDA4411: Chapter 4 - Processor Technology and Architecture
CDA4411: Chapter 4 - Processor Technology and Architecture
Freddy San
 
Chapter 04 the processor
Chapter 04   the processorChapter 04   the processor
Chapter 04 the processor
Bảo Hoang
 
Arm
ArmArm
Parallel processing extra
Parallel processing extraParallel processing extra
Parallel processing extra
Er Girdhari Lal Kumawat
 
Processor powerpoint
Processor powerpointProcessor powerpoint
Processor powerpoint
brennan_jame
 
8086 instruction set with types
8086 instruction set with types8086 instruction set with types
8086 instruction set with types
Ravinder Rautela
 
Processors
ProcessorsProcessors
Processors
Krunal Astik
 
Processor architecture design using 3 d integration technologies
Processor architecture design using 3 d integration technologiesProcessor architecture design using 3 d integration technologies
Processor architecture design using 3 d integration technologies
Avinash Reddy Penugonda
 
Processor architecture
Processor architectureProcessor architecture
Processor architecture
Muuluu
 
Processor types
Processor typesProcessor types
Processor types
Amr Aboelgood
 
Chapter 4 The Processor
Chapter 4 The ProcessorChapter 4 The Processor
Chapter 4 The Processor
guest4f73554
 
Processor powerpoint 2
Processor powerpoint 2Processor powerpoint 2
Processor powerpoint 2
flowersinthegrave
 
Cpu presentation
Cpu presentationCpu presentation
Cpu presentation
Harry Singh
 
Coop di comunità nelle aree interne
Coop di comunità nelle aree interneCoop di comunità nelle aree interne
Coop di comunità nelle aree interne
Flaviano Zandonai
 
Tizen 2.0 alpha でサポートされなかった native api icebreak
Tizen 2.0 alpha でサポートされなかった native api icebreakTizen 2.0 alpha でサポートされなかった native api icebreak
Tizen 2.0 alpha でサポートされなかった native api icebreakNaruto TAKAHASHI
 
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
Ashley Donald
 
Mi carro nuevo - Survey 2012
Mi carro nuevo - Survey 2012Mi carro nuevo - Survey 2012
Mi carro nuevo - Survey 2012
RedMasAdv
 
Freello #Expo2015 #Milano
Freello #Expo2015 #MilanoFreello #Expo2015 #Milano
Freello #Expo2015 #Milano
Francesco Pieragostini
 

Viewers also liked (20)

Presentation1(1)
Presentation1(1)Presentation1(1)
Presentation1(1)
 
CDA4411: Chapter 4 - Processor Technology and Architecture
CDA4411: Chapter 4 - Processor Technology and ArchitectureCDA4411: Chapter 4 - Processor Technology and Architecture
CDA4411: Chapter 4 - Processor Technology and Architecture
 
Chapter 04 the processor
Chapter 04   the processorChapter 04   the processor
Chapter 04 the processor
 
Arm
ArmArm
Arm
 
Parallel processing extra
Parallel processing extraParallel processing extra
Parallel processing extra
 
Processor powerpoint
Processor powerpointProcessor powerpoint
Processor powerpoint
 
8086 instruction set with types
8086 instruction set with types8086 instruction set with types
8086 instruction set with types
 
Processors
ProcessorsProcessors
Processors
 
Processor architecture design using 3 d integration technologies
Processor architecture design using 3 d integration technologiesProcessor architecture design using 3 d integration technologies
Processor architecture design using 3 d integration technologies
 
Processor architecture
Processor architectureProcessor architecture
Processor architecture
 
Processor types
Processor typesProcessor types
Processor types
 
Chapter 4 The Processor
Chapter 4 The ProcessorChapter 4 The Processor
Chapter 4 The Processor
 
Processor powerpoint 2
Processor powerpoint 2Processor powerpoint 2
Processor powerpoint 2
 
Cpu presentation
Cpu presentationCpu presentation
Cpu presentation
 
Coop di comunità nelle aree interne
Coop di comunità nelle aree interneCoop di comunità nelle aree interne
Coop di comunità nelle aree interne
 
Tizen 2.0 alpha でサポートされなかった native api icebreak
Tizen 2.0 alpha でサポートされなかった native api icebreakTizen 2.0 alpha でサポートされなかった native api icebreak
Tizen 2.0 alpha でサポートされなかった native api icebreak
 
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
Hjc bb seminar - blackbaud presentation vancouver draft one sept 6 2012
 
Mi carro nuevo - Survey 2012
Mi carro nuevo - Survey 2012Mi carro nuevo - Survey 2012
Mi carro nuevo - Survey 2012
 
Алсу
АлсуАлсу
Алсу
 
Freello #Expo2015 #Milano
Freello #Expo2015 #MilanoFreello #Expo2015 #Milano
Freello #Expo2015 #Milano
 

Similar to Processors - an overview

.........
..................
.........
malikovvich
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
AswathSelvaraj
 
Computer hardware
Computer hardwareComputer hardware
Computer hardware
Jithesh Nair
 
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.pptINTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
MozammelHaque53
 
125252.ppt
125252.ppt125252.ppt
125252.ppt
divlee1
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
Zakaria Gomaa
 
Memory Unit PPT
Memory Unit PPTMemory Unit PPT
Memory Unit PPT
saadkhan42320
 
01 - Computer System
01 - Computer System01 - Computer System
abc
abcabc
Processor Management
Processor ManagementProcessor Management
Processor Management
Sumit kumar
 
Re complete
Re completeRe complete
Re complete
Raza Umer
 
IT Week 3
IT Week 3IT Week 3
T01 a computerintrohardware
T01 a computerintrohardwareT01 a computerintrohardware
T01 a computerintrohardware
Gaurav Juneja
 
Intermediate machine architecture
Intermediate machine architectureIntermediate machine architecture
Intermediate machine architecture
John Cutajar
 
digital logic circuits, digital component
digital logic circuits, digital componentdigital logic circuits, digital component
digital logic circuits, digital component
Rai University
 
Microcontroller part 1
Microcontroller part 1Microcontroller part 1
Microcontroller part 1
Keroles karam khalil
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
Chamila Fernando
 
Introduction to National Supercomputer center in Tianjin TH-1A Supercomputer
Introduction to National Supercomputer center in Tianjin TH-1A SupercomputerIntroduction to National Supercomputer center in Tianjin TH-1A Supercomputer
Introduction to National Supercomputer center in Tianjin TH-1A Supercomputer
Förderverein Technische Fakultät
 
Embedded Intro India05
Embedded Intro India05Embedded Intro India05
Embedded Intro India05
Rajesh Gupta
 
HARDWARE
HARDWAREHARDWARE
HARDWARE
rubyrose dancil
 

Similar to Processors - an overview (20)

.........
..................
.........
 
DSP Processor.pptx
DSP Processor.pptxDSP Processor.pptx
DSP Processor.pptx
 
Computer hardware
Computer hardwareComputer hardware
Computer hardware
 
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.pptINTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
INTRODUCTION TO COMPUTER SYSTEMS ARCHITECTURE1_17 December 2023.ppt
 
125252.ppt
125252.ppt125252.ppt
125252.ppt
 
Introduction to Embedded System
Introduction to Embedded SystemIntroduction to Embedded System
Introduction to Embedded System
 
Memory Unit PPT
Memory Unit PPTMemory Unit PPT
Memory Unit PPT
 
01 - Computer System
01 - Computer System01 - Computer System
01 - Computer System
 
abc
abcabc
abc
 
Processor Management
Processor ManagementProcessor Management
Processor Management
 
Re complete
Re completeRe complete
Re complete
 
IT Week 3
IT Week 3IT Week 3
IT Week 3
 
T01 a computerintrohardware
T01 a computerintrohardwareT01 a computerintrohardware
T01 a computerintrohardware
 
Intermediate machine architecture
Intermediate machine architectureIntermediate machine architecture
Intermediate machine architecture
 
digital logic circuits, digital component
digital logic circuits, digital componentdigital logic circuits, digital component
digital logic circuits, digital component
 
Microcontroller part 1
Microcontroller part 1Microcontroller part 1
Microcontroller part 1
 
Lecture 1
Lecture 1Lecture 1
Lecture 1
 
Introduction to National Supercomputer center in Tianjin TH-1A Supercomputer
Introduction to National Supercomputer center in Tianjin TH-1A SupercomputerIntroduction to National Supercomputer center in Tianjin TH-1A Supercomputer
Introduction to National Supercomputer center in Tianjin TH-1A Supercomputer
 
Embedded Intro India05
Embedded Intro India05Embedded Intro India05
Embedded Intro India05
 
HARDWARE
HARDWAREHARDWARE
HARDWARE
 

Recently uploaded

Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
Alpen-Adria-Universität
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Albert Hoitingh
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
Octavian Nadolu
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
Aftab Hussain
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
Neo4j
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
DianaGray10
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
Neo4j
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Vladimir Iglovikov, Ph.D.
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
名前 です男
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
ThomasParaiso2
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
Neo4j
 

Recently uploaded (20)

Video Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the FutureVideo Streaming: Then, Now, and in the Future
Video Streaming: Then, Now, and in the Future
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
 
Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
 
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
GraphSummit Singapore | Neo4j Product Vision & Roadmap - Q2 2024
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024GraphSummit Singapore | The Art of the  Possible with Graph - Q2 2024
GraphSummit Singapore | The Art of the Possible with Graph - Q2 2024
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AIEnchancing adoption of Open Source Libraries. A case study on Albumentations.AI
Enchancing adoption of Open Source Libraries. A case study on Albumentations.AI
 
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
みなさんこんにちはこれ何文字まで入るの?40文字以下不可とか本当に意味わからないけどこれ限界文字数書いてないからマジでやばい文字数いけるんじゃないの?えこ...
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdfFIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
FIDO Alliance Osaka Seminar: The WebAuthn API and Discoverable Credentials.pdf
 
GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...GridMate - End to end testing is a critical piece to ensure quality and avoid...
GridMate - End to end testing is a critical piece to ensure quality and avoid...
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
GraphSummit Singapore | The Future of Agility: Supercharging Digital Transfor...
 

Processors - an overview

  • 1. Processor Architectures Lorenz Sauer 2003/04
  • 2. Synopsis  History of Computing  Principal Architecture  Von Neuman Architecture  RISC, CISC, VLIW  SIMD, SISD, MISD, MIMD • Survey • Outlook
  • 3. History of Computing  1st Switches  2nd Binary Theory (comprehensive)  Implemented as:  Tubes  Transistor  BiPolar  FET (especially MOSFET)  Future (DNA,...)
  • 4. Hardware-means to the end...  Tube Technology  huge, high power dissipation, very slow  Transistor  First models: huge  Minaturization: rapidly  BiPolar: fast, decent power dissipation  FET: decent speed, low power dissipation, extreme Intregration Density is possible
  • 5. Computing Timetable  1949 John von Neumann  1970s first microprocessor machines  1980s IBM PC settling in industry  1990s large-scale mainframes  2000s GRID, interconnected computing  >2000
  • 6. History: VisiCalc the Killer App  1979: First released with Apple II  1981: Ported to IBM PCs  Convinces the „industry„ of IBM PCs  New mainstream market born  Still executable  27.520bytes of Spreadsheetness
  • 7. Principal Architecture: Basics  Processor or Central Processing Unit  CPU is the heart of a computer  Execute programs stored in main memory  Instructions are processed sequentially:  fetched, examined and executed  Church–Turing thesis  The CPU is composed of:  Control Unit  Arithmetic logic unit (ALU)  Registers
  • 8. Principal Architecture Central Unit CPU (Central Processing Unit) Calculator Controller ALU CU (Arithmetical Logical Unit) (Control Unit) Bus System Memory Input/Output (Addressing Unit) (IO Unit)
  • 9. Instruction Execution  Pure VN(Von Neuman)-Execution Model  Nowadays few computers employ pure von Neumann architecture  No Check for Interrupts  Pure VN computers spend a lot of time moving data from and to memory  So called “Neumann bottleneck“
  • 10. Instruction Execution  Advanced VN Model(s)  Interrupt built in  Bus Architecture extended over several busses (different stepping possible)  Pipelining  Caching  Co-Processor (Math, DSP,..)  Parallelization of Units
  • 11. Example of Advanced VN Model Central Unit CPU (Cent ral P rocessing Unit ) Calculator Register set Controller Addressing ALU AU CU (Arit hmet ical Logical (Regist er File) (Cont rol Unit ) (Address Unit ) Unit ) L1-Cache BIU (Bus Int erface Unit ) Controlbus Databus Addressbus
  • 12. The Instruction Set  Instruction set:  “Collection of all instructions used to communicate with the CPU“  sizes vary from 20 to 300+ instructions  Determined upon the type of machine  larger instruction sets not necessarily better  tailored to the use (of the processor)  Compilers generate many machine instructions (Ops) from a highlevel language statement  Most common are: CISC, RISC, VLIW  Complex / Reduced instruction set computing, VLIW ~long instructions used in parallelism: see MIMD
  • 13. Processor: Typical Architectures  SISD S...Single  MISD M...Multiple  SIMD I...Instruction D...Data  MIMD
  • 14. SISD  Single Instruction Single Data  Almost any conventional PC is SISD  VN-model is a pure SISD
  • 15. MISD  Multiple Instruction Single Data  No commercial success  Example: Systolic Processor
  • 16. SIMD  Single Instruction Multiple Data  Executes operations in parallel  Example: Vector computer aka Array computer (~history of supercomputers)  Nowadays as SIMD extensions  Speeds up certain applications: chiefly multimedia (~rich in single precision floating point data)
  • 17. MIMD  Multiple Instruction Multiple Data  Parallel architecture  Many functional units  Performs different operations on seperate data  Example: Multiprocessor, interconnected workstations
  • 18. Other: Vector-, Array-Processor  Common in supercomputers till 1980s  performs operations in parallel  Copes well with large data chunks  Bad under general purpose conditions  Nowadays in PC-CPUs as SIMD
  • 19. Other: Artificial Neural Processor  Employed for pattern recognition  Artificial Neural Network(ANN) model  mutually linked, homogeneous processing units  Units perform basic ANN operations:  Threshold calculation  Weighting  Addition,....
  • 20. Other: Parallel Reduction Machine  Simplification of expressions  Expressions reshaped into smaller, partial ones  Obtained through recursion of partial expressions  Performs reduction programs  String reduction vs. Graph reduction machines
  • 21. Other: Systolic Processor  Array of Processing units (Cells)  Single cell trivial  Relay data via n - I/O  Structure: Rectangular, Hexagonal or triangular  Elements process same calculation  Edge cells are the main I/O
  • 22. Other: Fuzzy Processor  Based on fuzzy logic  many-valued logic or probabilistic logic  approximate values rather than fixed (0|1)  “set of approximate rules”-logic:  IF variable IS ~property THEN response 1  IF variable IS >>property THEN response 2  Examples:  Washing maschines,Auto focus,...
  • 23. Other: Digital Signal Processor  Used for very specific tasks  Implements algorithms in Hardware  Very fast at specific tasks  Useless for general purpose programs  Sufficient for some applications  Can lower overall costs
  • 24. Survey: GRID Computing  Used in scenarios to big for single supercomputers  Heterogenous structure  Heterogenous computer-hardware / software and structure scattered around the globe  Common middleware necessary  E.g. Globus Toolkit  2 Types, determined by their use:  Computation Grids  Data Grids  Examples:  SETI Project, @Folding: Protein folding...
  • 25. Outlook  Processor Optimization  DNA Computer  Quantum Computer
  • 26. Outlook: Processor Optimization  Clock Speeds  Minaturization  Improved & extended architecture  Compilers (good at trvial tasks, fail at more complicated and parallel tasks)  Non-trivial to determine the use of instruction extensions  Most unit extensions are not used
  • 27. Outlook: DNA Computer  Concept from 1994  DNA used as logical gates  Input: Code as genetic fragments  Output: spliced fragments  More or less theoretical (as of yet)  Estimated to surpass any conventional PC in some bioinformatic tasks
  • 28. Outlook: Quantum Computer  1981: Quantum computer theory  Bits vs QBits  Difficult to generate and maintain, due to outside effects  8 bit Computer is in 1 state of 256  8 Qbit Computer is in n state(s) of 256  Superposition of states  Quantum parallelism  All values exist; a single value is determined at the time of measurement  10Qbit computer could surpass a supercomputer  Problems of error correction and calculation reliability

Editor's Notes

  1. Modern x86 architecture based chip
  2. Church–Turing thesis: a function is algorithmically computable w. a Turing Machine