SlideShare a Scribd company logo
Sea-Bird Test Set _DOSTS-1000
Michelle L Emmons, Steven Gaston & Colin Stefishen | Corporate Mentor: Vladic Simontov | Faculty Mentor: Dr. Eric Sortomme |University of Washington Bothell
Project Overview
The objective of this project is to design and prototype an automated test
bench for both the Sea-Bird Electronics SBE 43 and SBE 43F Dissolved
Oxygen sensors. The current need for this test bench is to minimize testing
time for technicians and to overall streamline the testing process. The
utilization of the proposed test set will be used in the manufacturing process
for final confidence checks before customer distribution. In addition the use
of the test set will lead to shorter turnover times for customers needing
maintenance and repairs resulting in lower labor-hour cost.
Acting as an Engineering Consultant team for the customer Sea-Bird
Electronics our team designed and prototyped the Dissolved Oxygen Sensor
Test Set-1000 (DOSTS-1000) from start to finish. The project was
accomplished through circuit design, PCB development, along with
computer programing the firmware. The project final deliverables include the
prototype and final DOSTS-1000 hardware, software and all technical
documentation.
Hardware Flowchart Design Concept
PCB Design Layout
Software Flowchart
Design
• Driven by isolated circuitry
• Main driving factor for the design
• SBE 43 and SBE 43F have circuitry
that needs to be isolated from ground
• Circuit design split between isolated
and non-isolated grounds
• Design split into main 4 parts
• Signal Conditioning
• Retrieval of analog signals from
test probes
• Converts analog signals to a range
that microcontroller can handle
• Capacitor/Resistor Selector
• Bank of capacitors and resistors
• Different combinations of are
selected based on test parameters
• Power Supplies
• Supplies power to entire circuit and
oxygen sensors
• Microcontroller
• Controls when and what signals are
to be measured
• Measures analog signals with ADC
and frequency counter
• Communicates with PC
PCB consists of 4 different layers and has an overall size of 9.5" x 5.5"
Hardware process for SBE 43 & SBE 43F automated board test
Above: Test set positioned in enclosure
Left: Test set PCB with all components mounted
Simplified Software Flow Chart shows the Logic of Firmware design. Firmware Tests are initiated by
receiving set strings from UART sent by User Interface. Depending on the test MUX Selection,
Capacitor Selection, and Resistor Selection will change. Firmware then reads the voltage or frequency
dependent upon test and adjusts to readable values. Then the results are sent back to the User
interface by UART communication.

More Related Content

What's hot

dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5
Dale McClure
 
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
Ibrahem Sakkot
 
Lect02
Lect02Lect02
Jimmy A. Jimenez Resume
Jimmy A. Jimenez ResumeJimmy A. Jimenez Resume
Jimmy A. Jimenez Resume
Jimmy Jimenez
 
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
Jaap van Ekris
 
E&I Engineer CV
E&I Engineer CVE&I Engineer CV
E&I Engineer CV
Omar Shakhatreh
 
Fct Test Fixtures | Equip-test.com
Fct Test Fixtures | Equip-test.comFct Test Fixtures | Equip-test.com
Fct Test Fixtures | Equip-test.com
Equip-Test Kft
 
Clelio alves petrobras english
Clelio alves petrobras englishClelio alves petrobras english
Clelio alves petrobras english
FieldComm Group
 
CV -Ian Marshall 3
CV -Ian Marshall 3CV -Ian Marshall 3
CV -Ian Marshall 3
Ian Marshall
 
OPAL-RT HYPERSIM Features applied for Relay Testing
OPAL-RT HYPERSIM Features applied for Relay TestingOPAL-RT HYPERSIM Features applied for Relay Testing
OPAL-RT HYPERSIM Features applied for Relay Testing
OPAL-RT TECHNOLOGIES
 
dinesh. resume
dinesh. resumedinesh. resume
dinesh. resume
dinesh babu
 
MUHAMMAD ALA
MUHAMMAD ALAMUHAMMAD ALA
MUHAMMAD ALA
Muhammad AL-Amin
 
testing
testingtesting
testing
Ram Ji D R
 
CI_SCS_Intro
CI_SCS_IntroCI_SCS_Intro
Identifying and Overcoming Noise in Data Acquisition
Identifying and Overcoming Noise in Data AcquisitionIdentifying and Overcoming Noise in Data Acquisition
Identifying and Overcoming Noise in Data Acquisition
Yokogawa1
 
2011-05-02 - VU Amsterdam - Testing safety critical systems
2011-05-02 - VU Amsterdam - Testing safety critical systems2011-05-02 - VU Amsterdam - Testing safety critical systems
2011-05-02 - VU Amsterdam - Testing safety critical systems
Jaap van Ekris
 
POWER SOLUTIONS
POWER SOLUTIONSPOWER SOLUTIONS
POWER SOLUTIONS
Berr Industry
 
CV_Gunjan Gunjan
CV_Gunjan GunjanCV_Gunjan Gunjan
CV_Gunjan Gunjan
Gunjesh Gunjan
 
TOMMY RESUME 02-25-2016
TOMMY RESUME  02-25-2016TOMMY RESUME  02-25-2016
TOMMY RESUME 02-25-2016
Tommy Ngo
 
MOHAMED SALEM C.V
MOHAMED  SALEM  C.VMOHAMED  SALEM  C.V
MOHAMED SALEM C.V
mohamed salem
 

What's hot (20)

dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5
 
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
Eng.Ibrahim Sakkot ELECTRICAL ENG CV_1
 
Lect02
Lect02Lect02
Lect02
 
Jimmy A. Jimenez Resume
Jimmy A. Jimenez ResumeJimmy A. Jimenez Resume
Jimmy A. Jimenez Resume
 
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
Embedded Systems, Asset or Security Threat? (6 May 2014, (ICS)2 Secure Rotter...
 
E&I Engineer CV
E&I Engineer CVE&I Engineer CV
E&I Engineer CV
 
Fct Test Fixtures | Equip-test.com
Fct Test Fixtures | Equip-test.comFct Test Fixtures | Equip-test.com
Fct Test Fixtures | Equip-test.com
 
Clelio alves petrobras english
Clelio alves petrobras englishClelio alves petrobras english
Clelio alves petrobras english
 
CV -Ian Marshall 3
CV -Ian Marshall 3CV -Ian Marshall 3
CV -Ian Marshall 3
 
OPAL-RT HYPERSIM Features applied for Relay Testing
OPAL-RT HYPERSIM Features applied for Relay TestingOPAL-RT HYPERSIM Features applied for Relay Testing
OPAL-RT HYPERSIM Features applied for Relay Testing
 
dinesh. resume
dinesh. resumedinesh. resume
dinesh. resume
 
MUHAMMAD ALA
MUHAMMAD ALAMUHAMMAD ALA
MUHAMMAD ALA
 
testing
testingtesting
testing
 
CI_SCS_Intro
CI_SCS_IntroCI_SCS_Intro
CI_SCS_Intro
 
Identifying and Overcoming Noise in Data Acquisition
Identifying and Overcoming Noise in Data AcquisitionIdentifying and Overcoming Noise in Data Acquisition
Identifying and Overcoming Noise in Data Acquisition
 
2011-05-02 - VU Amsterdam - Testing safety critical systems
2011-05-02 - VU Amsterdam - Testing safety critical systems2011-05-02 - VU Amsterdam - Testing safety critical systems
2011-05-02 - VU Amsterdam - Testing safety critical systems
 
POWER SOLUTIONS
POWER SOLUTIONSPOWER SOLUTIONS
POWER SOLUTIONS
 
CV_Gunjan Gunjan
CV_Gunjan GunjanCV_Gunjan Gunjan
CV_Gunjan Gunjan
 
TOMMY RESUME 02-25-2016
TOMMY RESUME  02-25-2016TOMMY RESUME  02-25-2016
TOMMY RESUME 02-25-2016
 
MOHAMED SALEM C.V
MOHAMED  SALEM  C.VMOHAMED  SALEM  C.V
MOHAMED SALEM C.V
 

Viewers also liked

WIRDfinalposter
WIRDfinalposterWIRDfinalposter
WIRDfinalposter
Erik Zaro
 
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Analog Devices, Inc.
 
Demystifying the JESD204B High-speed Data Converter-to-FPGA interface
Demystifying the JESD204B High-speed Data Converter-to-FPGA interfaceDemystifying the JESD204B High-speed Data Converter-to-FPGA interface
Demystifying the JESD204B High-speed Data Converter-to-FPGA interface
Analog Devices, Inc.
 
Analog Design Considerations in PCB.
Analog Design Considerations in PCB.Analog Design Considerations in PCB.
Analog Design Considerations in PCB.
Shovana Khan Yusufzai
 
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
Analog Devices, Inc.
 
PCB 101 - How To Build a Circuit Board
PCB 101 - How To Build a Circuit BoardPCB 101 - How To Build a Circuit Board
PCB 101 - How To Build a Circuit Board
Epec Engineered Technologies
 
The Biggest Internet of Things Milestones
The Biggest Internet of Things Milestones The Biggest Internet of Things Milestones
The Biggest Internet of Things Milestones
NeuraInc
 
PCB Process Flow Multilayer Manufacturing Flowchart
PCB Process Flow Multilayer Manufacturing FlowchartPCB Process Flow Multilayer Manufacturing Flowchart
PCB Process Flow Multilayer Manufacturing Flowchart
Domestic PCB Fabrication
 
PCB Layout Fundamentals
PCB Layout FundamentalsPCB Layout Fundamentals
PCB Layout Fundamentals
Analog Devices, Inc.
 
Pcb designing
Pcb designingPcb designing
Pcb designing
Bhanu Sharma
 

Viewers also liked (10)

WIRDfinalposter
WIRDfinalposterWIRDfinalposter
WIRDfinalposter
 
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
Ims2016 micro apps_robertbrennan_pll_frequencyplanning_v2
 
Demystifying the JESD204B High-speed Data Converter-to-FPGA interface
Demystifying the JESD204B High-speed Data Converter-to-FPGA interfaceDemystifying the JESD204B High-speed Data Converter-to-FPGA interface
Demystifying the JESD204B High-speed Data Converter-to-FPGA interface
 
Analog Design Considerations in PCB.
Analog Design Considerations in PCB.Analog Design Considerations in PCB.
Analog Design Considerations in PCB.
 
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
High Speed & RF Design and Layout: RFI/EMI Considerations (Design Conference ...
 
PCB 101 - How To Build a Circuit Board
PCB 101 - How To Build a Circuit BoardPCB 101 - How To Build a Circuit Board
PCB 101 - How To Build a Circuit Board
 
The Biggest Internet of Things Milestones
The Biggest Internet of Things Milestones The Biggest Internet of Things Milestones
The Biggest Internet of Things Milestones
 
PCB Process Flow Multilayer Manufacturing Flowchart
PCB Process Flow Multilayer Manufacturing FlowchartPCB Process Flow Multilayer Manufacturing Flowchart
PCB Process Flow Multilayer Manufacturing Flowchart
 
PCB Layout Fundamentals
PCB Layout FundamentalsPCB Layout Fundamentals
PCB Layout Fundamentals
 
Pcb designing
Pcb designingPcb designing
Pcb designing
 

Similar to Poster Version 4

Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
Chandan kumar
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
Chandan kumar
 
Radio Frequency Test Stands for Remote Controllers
Radio Frequency Test Stands for Remote ControllersRadio Frequency Test Stands for Remote Controllers
Radio Frequency Test Stands for Remote Controllers
Ujjal Dutt, PMP
 
Mike Leeper Resume
Mike Leeper ResumeMike Leeper Resume
Mike Leeper Resume
Michael Leeper
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
Surekha PuriGosavi
 
Cygan Resume Senior Systems Engineer
Cygan Resume Senior Systems EngineerCygan Resume Senior Systems Engineer
Cygan Resume Senior Systems Engineer
Carl Cygan, MSEE
 
Cygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedInCygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedIn
Carl Cygan, MSEE
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWARE
VIKAS G
 
Poster_group22
Poster_group22Poster_group22
Poster_group22
Ahmad Shahir Ismail
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearables
Valencell, Inc
 
Making of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitMaking of an Application Specific Integrated Circuit
Making of an Application Specific Integrated Circuit
SWINDONSilicon
 
Benefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systemsBenefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systems
Messung Electrical Engineering
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
Dilip Mathuria
 
Episode 31 : Project Execution Part (2)
Episode 31 :  Project Execution Part (2)Episode 31 :  Project Execution Part (2)
Episode 31 : Project Execution Part (2)
SAJJAD KHUDHUR ABBAS
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
Chandan kumar
 
Factory Test Systems
Factory Test SystemsFactory Test Systems
Factory Test Systems
RekaNext Capital
 
ICS ENGINEER CV WITH IMAGE (doc)
ICS ENGINEER CV WITH IMAGE (doc)ICS ENGINEER CV WITH IMAGE (doc)
ICS ENGINEER CV WITH IMAGE (doc)
Vijayakumar Kumar
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 Resume
Michael Ledford
 
Benefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systemsBenefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systems
Messung Electrical Engineering
 
elec calc - electrical calculation Low and High Voltage software | BIM
elec calc - electrical calculation Low and High Voltage software | BIMelec calc - electrical calculation Low and High Voltage software | BIM
elec calc - electrical calculation Low and High Voltage software | BIM
Guillem Fiter
 

Similar to Poster Version 4 (20)

Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Radio Frequency Test Stands for Remote Controllers
Radio Frequency Test Stands for Remote ControllersRadio Frequency Test Stands for Remote Controllers
Radio Frequency Test Stands for Remote Controllers
 
Mike Leeper Resume
Mike Leeper ResumeMike Leeper Resume
Mike Leeper Resume
 
VLSI testing and analysis
VLSI testing and analysisVLSI testing and analysis
VLSI testing and analysis
 
Cygan Resume Senior Systems Engineer
Cygan Resume Senior Systems EngineerCygan Resume Senior Systems Engineer
Cygan Resume Senior Systems Engineer
 
Cygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedInCygan Resume Senior Systems Engineer LinkedIn
Cygan Resume Senior Systems Engineer LinkedIn
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWARE
 
Poster_group22
Poster_group22Poster_group22
Poster_group22
 
An engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearablesAn engineering perspective on biometric sensor integration in wearables
An engineering perspective on biometric sensor integration in wearables
 
Making of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitMaking of an Application Specific Integrated Circuit
Making of an Application Specific Integrated Circuit
 
Benefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systemsBenefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systems
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
Episode 31 : Project Execution Part (2)
Episode 31 :  Project Execution Part (2)Episode 31 :  Project Execution Part (2)
Episode 31 : Project Execution Part (2)
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Factory Test Systems
Factory Test SystemsFactory Test Systems
Factory Test Systems
 
ICS ENGINEER CV WITH IMAGE (doc)
ICS ENGINEER CV WITH IMAGE (doc)ICS ENGINEER CV WITH IMAGE (doc)
ICS ENGINEER CV WITH IMAGE (doc)
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 Resume
 
Benefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systemsBenefits of using iec 61439 standard in electrical busbar systems
Benefits of using iec 61439 standard in electrical busbar systems
 
elec calc - electrical calculation Low and High Voltage software | BIM
elec calc - electrical calculation Low and High Voltage software | BIMelec calc - electrical calculation Low and High Voltage software | BIM
elec calc - electrical calculation Low and High Voltage software | BIM
 

Poster Version 4

  • 1. Sea-Bird Test Set _DOSTS-1000 Michelle L Emmons, Steven Gaston & Colin Stefishen | Corporate Mentor: Vladic Simontov | Faculty Mentor: Dr. Eric Sortomme |University of Washington Bothell Project Overview The objective of this project is to design and prototype an automated test bench for both the Sea-Bird Electronics SBE 43 and SBE 43F Dissolved Oxygen sensors. The current need for this test bench is to minimize testing time for technicians and to overall streamline the testing process. The utilization of the proposed test set will be used in the manufacturing process for final confidence checks before customer distribution. In addition the use of the test set will lead to shorter turnover times for customers needing maintenance and repairs resulting in lower labor-hour cost. Acting as an Engineering Consultant team for the customer Sea-Bird Electronics our team designed and prototyped the Dissolved Oxygen Sensor Test Set-1000 (DOSTS-1000) from start to finish. The project was accomplished through circuit design, PCB development, along with computer programing the firmware. The project final deliverables include the prototype and final DOSTS-1000 hardware, software and all technical documentation. Hardware Flowchart Design Concept PCB Design Layout Software Flowchart Design • Driven by isolated circuitry • Main driving factor for the design • SBE 43 and SBE 43F have circuitry that needs to be isolated from ground • Circuit design split between isolated and non-isolated grounds • Design split into main 4 parts • Signal Conditioning • Retrieval of analog signals from test probes • Converts analog signals to a range that microcontroller can handle • Capacitor/Resistor Selector • Bank of capacitors and resistors • Different combinations of are selected based on test parameters • Power Supplies • Supplies power to entire circuit and oxygen sensors • Microcontroller • Controls when and what signals are to be measured • Measures analog signals with ADC and frequency counter • Communicates with PC PCB consists of 4 different layers and has an overall size of 9.5" x 5.5" Hardware process for SBE 43 & SBE 43F automated board test Above: Test set positioned in enclosure Left: Test set PCB with all components mounted Simplified Software Flow Chart shows the Logic of Firmware design. Firmware Tests are initiated by receiving set strings from UART sent by User Interface. Depending on the test MUX Selection, Capacitor Selection, and Resistor Selection will change. Firmware then reads the voltage or frequency dependent upon test and adjusts to readable values. Then the results are sent back to the User interface by UART communication.