International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Software Design of Digital Receiver using FPGAIRJET Journal
This document describes the design and implementation of a digital receiver using an FPGA. It involves sampling an analog signal from a radar target using an ADC at a high sampling rate. This sampled signal is then sent to a digital down converter (DDC) which performs frequency translation and decimation. The DDC is implemented using IP cores on an FPGA. It translates the sampled signal to a lower frequency and outputs I and Q signals at a lower sampling rate. This provides a digital signal with higher precision and stability for extracting information from radar targets.
This document describes the design and implementation of a low-cost arbitrary waveform generator for educational purposes using an ARM7 microcontroller. It uses direct digital synthesis (DDS) to generate waveforms with adjustable frequency and phase. The generator can produce sine, square, triangular and sawtooth waves from 0-10 kHz with good frequency and amplitude stability. It provides a low-cost option for undergraduate labs compared to commercial generators. The ARM7 implementation allows it to also serve as a student design project.
This presentation givens an overview of interfacing of a real tie clock IC with 8051. The contents are referred from book of mazidi.
Also an internal architecture of an RTC is given for reference.
Optimization of Digitally Controlled Oscillator with Low Poweriosrjce
IOSR journal of VLSI and Signal Processing (IOSRJVSP) is a double blind peer reviewed International Journal that publishes articles which contribute new results in all areas of VLSI Design & Signal Processing. The goal of this journal is to bring together researchers and practitioners from academia and industry to focus on advanced VLSI Design & Signal Processing concepts and establishing new collaborations in these areas.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels
This document describes the implementation of a lock-in amplifier using LabVIEW software and a data acquisition board. A lock-in amplifier can measure very small input signals even in the presence of noise much larger than the signal. It works by multiplying the input signal with a reference signal and then filtering out signals at all frequencies other than the reference frequency. The implemented lock-in amplifier uses a National Instruments DAQ card and pre-amplifier to digitize and process signals on a computer running LabVIEW. It is shown to be effective at measuring low-level signals and analyzing their amplitude and phase characteristics.
This document describes the design of a digital phase locked loop (PLL) with a divide by 4/5 prescaler. The digital PLL uses a digital phase frequency detector, time to digital converter, thermometric decoder, and digitally controlled oscillator. The proposed PLL design uses an accumulator type DCO and ring oscillator type TDC to achieve fast lock time and reduced jitter. The final system incorporates all the components to function as a digital PLL that locks when the reference and feedback frequencies match.
SE PAI Unit 5_Serial Port Programming in 8051 microcontroller_Part 2KanchanPatil34
2015 course SPPU SEIT syllabus of subject Processor Architecture and Interfacing (PAI) This covers special function registers used for serial communication in 8051, Operating modes of serial communication, doubling baud rate in 8051
1) A digital down converter and average power calculator were designed and implemented on an FPGA to support hardware verification of a self-interference cancellation prototype for MIMO full-duplex communications.
2) The digital down converter directly downconverts a wideband 20MHz RF signal to baseband while the average power calculator efficiently measures residual self-interference power on configurable averaging windows.
3) Future work includes modifying the digital down converter to support a wider frequency range and expanding the power calculator to measure burst powers for time-division duplex signals to further test self-interference cancellation.
Software Design of Digital Receiver using FPGAIRJET Journal
This document describes the design and implementation of a digital receiver using an FPGA. It involves sampling an analog signal from a radar target using an ADC at a high sampling rate. This sampled signal is then sent to a digital down converter (DDC) which performs frequency translation and decimation. The DDC is implemented using IP cores on an FPGA. It translates the sampled signal to a lower frequency and outputs I and Q signals at a lower sampling rate. This provides a digital signal with higher precision and stability for extracting information from radar targets.
This document describes the design and implementation of a low-cost arbitrary waveform generator for educational purposes using an ARM7 microcontroller. It uses direct digital synthesis (DDS) to generate waveforms with adjustable frequency and phase. The generator can produce sine, square, triangular and sawtooth waves from 0-10 kHz with good frequency and amplitude stability. It provides a low-cost option for undergraduate labs compared to commercial generators. The ARM7 implementation allows it to also serve as a student design project.
This presentation givens an overview of interfacing of a real tie clock IC with 8051. The contents are referred from book of mazidi.
Also an internal architecture of an RTC is given for reference.
Optimization of Digitally Controlled Oscillator with Low Poweriosrjce
IOSR journal of VLSI and Signal Processing (IOSRJVSP) is a double blind peer reviewed International Journal that publishes articles which contribute new results in all areas of VLSI Design & Signal Processing. The goal of this journal is to bring together researchers and practitioners from academia and industry to focus on advanced VLSI Design & Signal Processing concepts and establishing new collaborations in these areas.
Design and realization of microelectronic systems using VLSI/ULSI technologies require close collaboration among scientists and engineers in the fields of systems architecture, logic and circuit design, chips and wafer fabrication, packaging, testing and systems applications. Generation of specifications, design and verification must be performed at all abstraction levels, including the system, register-transfer, logic, circuit, transistor and process levels
This document describes the implementation of a lock-in amplifier using LabVIEW software and a data acquisition board. A lock-in amplifier can measure very small input signals even in the presence of noise much larger than the signal. It works by multiplying the input signal with a reference signal and then filtering out signals at all frequencies other than the reference frequency. The implemented lock-in amplifier uses a National Instruments DAQ card and pre-amplifier to digitize and process signals on a computer running LabVIEW. It is shown to be effective at measuring low-level signals and analyzing their amplitude and phase characteristics.
This document describes the design of a digital phase locked loop (PLL) with a divide by 4/5 prescaler. The digital PLL uses a digital phase frequency detector, time to digital converter, thermometric decoder, and digitally controlled oscillator. The proposed PLL design uses an accumulator type DCO and ring oscillator type TDC to achieve fast lock time and reduced jitter. The final system incorporates all the components to function as a digital PLL that locks when the reference and feedback frequencies match.
SE PAI Unit 5_Serial Port Programming in 8051 microcontroller_Part 2KanchanPatil34
2015 course SPPU SEIT syllabus of subject Processor Architecture and Interfacing (PAI) This covers special function registers used for serial communication in 8051, Operating modes of serial communication, doubling baud rate in 8051
1) A digital down converter and average power calculator were designed and implemented on an FPGA to support hardware verification of a self-interference cancellation prototype for MIMO full-duplex communications.
2) The digital down converter directly downconverts a wideband 20MHz RF signal to baseband while the average power calculator efficiently measures residual self-interference power on configurable averaging windows.
3) Future work includes modifying the digital down converter to support a wider frequency range and expanding the power calculator to measure burst powers for time-division duplex signals to further test self-interference cancellation.
This document discusses serial communication using the 8051 microcontroller. It describes the basics of serial vs parallel communication and asynchronous vs synchronous serial communication. It then discusses the specifics of the 8051 serial port, including the use of a UART, duplex modes, start/stop bits, parity bits, and data transfer rates. It also covers the RS-232 standard for serial communication and how to interface the 8051 to RS-232 using a line driver chip like the MAX232.
A Novel Architecture for Different DSP Applications Using Field Programmable ...journal ijme
This paper presents a reconfigurable processor for different digital signal processing applications. The performance of the proposed architecture has been evaluated by taking different dsp applications like Low pass filter, high pass filter, finite impulse response (FIR) filter and FFT module. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty of the architecture for dsp applications. This paper investigates the potential use of FPGAs for implementing efficient “Reconfigurable Processor” for different dsp applications. The proposed processor is based on parallel re-configurable which is implemented on FPGA. FPGAs have become an important component for implementing these functions with respect to cost, performance and flexibility. The general purpose SPARTAN 3AN FPGA kit has been employed for developing reconfigurable processor, with all the coding done using the hardware description language VERILOG.
This document describes the design and implementation of an electrocardiogram (ECG or EKG) monitoring system using an FPGA. An ECG records the heart's electrical activity and is used to diagnose heart conditions. The document outlines an algorithm based on wavelet transforms for detecting the QRS complex in the ECG signal. It then discusses implementing this algorithm on an FPGA using Verilog, including the use of distributed arithmetic to replace multiplications with ROM lookup tables to improve performance. Simulation results show the FPGA implementation can operate at maximum throughput of 52.67 MSamples/sec for real-time ECG monitoring and analysis.
This document describes the design and implementation of a wideband digital down converter (DDC) on an FPGA. It discusses the theoretical blocks of a DDC including a numerically controlled oscillator (NCO), mixer, cascaded integrate-comb (CIC) filter, compensation FIR filter, and programmable FIR filter. It also describes implementing each block using advanced methods and testing the design on an FPGA using Xilinx software and a Chip Scope Pro Analyzer tool. Simulation results showing the output at each DDC block are presented.
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band RadarIRJET Journal
This document describes an FPGA-based processor for feature detection in ultra-wide band radar. It discusses using an FPGA for fast parallel signal processing of UWB radar signals. The system uses a multi-channel ADC and delay method to achieve high resolution. The FPGA implements algorithms like wavelet transforms and FFTs to extract information about targets, including range, velocity, and distinguishing between stationary and moving targets. Hardware components include an amplifier, power divider, delay line, ADC to digitize signals, and an FPGA to process the digital signals and detect features of targets.
This document discusses serial data transfer and the UART (Universal Asynchronous Receiver/Transmitter) interface. It describes the two main transmission modes - asynchronous and synchronous. It also discusses framing of data, the registers and signals used in serial communication like the SBUF register, and how to calculate the timer reload value needed for different baud rates depending on the crystal frequency and serial mode used.
This session combines the high speed analog signal chain from RF to baseband with FPGA-based digital signal processing for wireless communications. Topics include the high speed analog signal chain, direct conversion radio architecture, the high speed data converter interface, and FPGA-based digital signal processing for software-defined radio. The demo board uses the latest generation of Analog Devices’ high speed data converters, RF, and clocking devices, along with the Xilinx Zynq-7000 SoC. Other topics of discussion include the imperfections introduced by the modulator/demodulator with particular focus on the effect of temperature and frequency changes. In-factory and in-field algorithms that reduce the effect of these imperfections, with particular emphasis on the efficacy of in-factory set-and-forget algorithms, are examined.
Fun and Easy UART - How the UART Protocol WorksRitesh Kanjee
Learn how the UART Protocol works. A universal asynchronous receiver/transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable. The electric signaling levels and methods (such as differential signaling, etc.) are handled by a driver circuit external to the UART.
Frequency Synthesis and Clock Generation for High Speed Systems - VE2013Analog Devices, Inc.
Frequency synthesis and clock generation are now key elements in all aspects of high speed data acquisition and RF design. In this session, the primary types of frequency synthesizers—phase-locked loops (PLL) and direct digital synthesizers (DDS)—are discussed, along with the applications for when each is appropriate. Also covered are detailed aspects of synthesizer design. Other applications, such as clock distribution and translation are addressed, and problems associated with poor clocking are identified. Examples of poor clocking are shown, along with the results of doing it properly.
This session combines the high speed analog signal chain from RF to baseband with FPGA-based digital signal processing for wireless communications. Topics include the high speed analog signal chain, direct conversion radio architecture, the high speed data converter interface, and FPGA-based digital signal processing for software-defined radio. Demonstrations use the latest generation Analog Devices’ high speed data converters, RF, and clocking devices, along with the Xilinx Zynq-7000 SoC. Other topics of discussion include the imperfections introduced by the modulator/ demodulator with particular focus on the effect of temperature and frequency changes. In-factory and in-field algorithms that reduce the effect of these imperfections, with particular emphasis on the efficacy of in-factory set-and-forget algorithms, are examined.
This document describes a UART transmitter design using VHDL. It includes the entity declaration for the UART transmitter with ports, and the architecture with two processes - one for control signal generation and state machine, and another for sequential logic and register updates. The design transmits serial data on a single output line by shifting out bits from a 9-bit transmit shift register synchronized to a baud clock.
This document describes an FPGA lab project involving interfacing a real-time clock (RTC) module with an FPGA. It includes sections on the RTC module, I2C protocol, FPGA kit, schematic, Verilog code, hardware implementation, and conclusions. The Verilog code shows an I2C state machine for communicating with the RTC over I2C to read the current time and display it on LEDs connected to the FPGA.
Sigma-Delta Analog to Digital ConvertersSatish Patil
In recent years Sigma-Delta ADCs became one of the most popular types of Analog-to-Digital converters. The key features of these are high-speed, high resolution and low operating voltages. These are commonly used in variety of applications like digital audio CDs, CODEC, biomedical sensor applications and wireless transmitters/receivers. The basic principles involved in this technique are oversampling and noise shaping. This report reviews different techniques proposed for high resolution, low power Sigma-Delta ADC. Conventional design of SDM was dominated by discrete time architecture but in modern designs continuous types are also becoming famous because of their low power attributes. Continuous efforts have been taken to reduce the supply voltages of SDM and recently, lowest reported is 250mv.
The document describes a thesis submitted by Hsu Kuan Chun Issac to the Hong Kong University of Science and Technology for a Master of Philosophy degree in Electrical and Electronic Engineering. The thesis proposes designing a 70 MHz CMOS band-pass sigma-delta analog-to-digital converter for wireless receivers. It describes implementing a second-order continuous-time band-pass sigma-delta modulator using transconductor-capacitor integrators for the loop filter. The design includes a latched comparator and TSPC D flip-flop as the quantizer. The performance of prototypes fabricated in 0.8um and 0.5um CMOS processes are evaluated.
FPGA Design and Implementation of Electrocardiogram Biomedical Embedded Systemns risman
This document describes an FPGA-based embedded system called ECG-SoC that is designed to perform electrocardiogram (ECG) pre-processing and heart rate variability (HRV) feature extraction. The ECG-SoC system is implemented on an Altera Cyclone II FPGA development board and uses a hardware/software co-design approach. The system functionality includes ECG signal processing modules like filtering, QRS detection, and heart rate calculation. Evaluation of the system using an offline dataset showed it could successfully generate differential signals, interpolate heart rates, and produce power spectra from the ECG data. Future work is recommended to improve computational performance and enable real-time ECG acquisition and analysis.
This document summarizes the design of a low bitrate modulator using FPGA for satellite applications. It describes:
1) Modeling a BPSK modem using System Generator in MATLAB, including modulator, channel, and demodulator blocks.
2) Designing and simulating the individual blocks of a BPSK modulator in VHDL, and implementing the design on a Spartan 3 FPGA board.
3) Testing the design in ModelSim and verifying it achieves the expected BPSK modulation at a bitrate of 1200 bps for potential use in deep space telemetry or navigation systems.
Low pass digital filter using FIR structure of 2nd orderNikhil Valiveti
This document describes an experiment to design low pass and notch filters with a second order FIR structure using a microcontroller, ADC, DAC, and other components. The circuit and assembly code are presented. Observations of input and output signals at different frequencies are shown, demonstrating that low frequencies are filtered as intended while higher frequencies above the cutoff are not reconstructed properly. It is concluded that the FIR filter order should be higher and cutoff frequency lower for more accurate results.
This document discusses serial communication between an 8051 microcontroller and a PC. It describes the registers involved in serial communication like SCON and TMOD. It explains how to set the baud rate using Timer1. A level converter chip like MAX232 is needed to convert voltage levels between serial ports and microcontrollers. The document provides code examples to transmit and receive data through the serial port. It discusses connecting the microcontroller to a PC using a serial cable and level shifter for debugging serial communication.
Adaptive Design of FPGA-based Direct Digital Frequency Synthesizer to Optimiz...IDES Editor
A Direct Digital Frequency Synthesizer designed
core is implemented and validated in this paper. This
electronics paper proposed the details of programming model
optimal and feasible architecture of Direct Digital
Synthesizer that eliminates the need for the manual tuning
and tweaking related to component aging and temperature
drift in analog synthesizer solutions. A Direct Digital
Synthesizer play a vital role in Digital frequency Down
Conversion in such an application, the DDC (Digital Down
converter) has become a cornerstone technology in
communication systems. Here, the design of Digital Frequency
Synthesizer gives an output with specified frequency and
phase which is adjustable at runtime. This paper also evaluates
the performance of DDS under various programming
parameters and the performance is implemented on Virtex II
Pro.
This document discusses serial communication using the 8051 microcontroller. It describes the basics of serial vs parallel communication and asynchronous vs synchronous serial communication. It then discusses the specifics of the 8051 serial port, including the use of a UART, duplex modes, start/stop bits, parity bits, and data transfer rates. It also covers the RS-232 standard for serial communication and how to interface the 8051 to RS-232 using a line driver chip like the MAX232.
A Novel Architecture for Different DSP Applications Using Field Programmable ...journal ijme
This paper presents a reconfigurable processor for different digital signal processing applications. The performance of the proposed architecture has been evaluated by taking different dsp applications like Low pass filter, high pass filter, finite impulse response (FIR) filter and FFT module. We designed the architecture of the processor and realizing the architecture using adder, multiplier, delay unit and validate it in the FPGA, which show that the hardware scheme is feasible for practical application. The experimental results clearly reveal the novelty of the architecture for dsp applications. This paper investigates the potential use of FPGAs for implementing efficient “Reconfigurable Processor” for different dsp applications. The proposed processor is based on parallel re-configurable which is implemented on FPGA. FPGAs have become an important component for implementing these functions with respect to cost, performance and flexibility. The general purpose SPARTAN 3AN FPGA kit has been employed for developing reconfigurable processor, with all the coding done using the hardware description language VERILOG.
This document describes the design and implementation of an electrocardiogram (ECG or EKG) monitoring system using an FPGA. An ECG records the heart's electrical activity and is used to diagnose heart conditions. The document outlines an algorithm based on wavelet transforms for detecting the QRS complex in the ECG signal. It then discusses implementing this algorithm on an FPGA using Verilog, including the use of distributed arithmetic to replace multiplications with ROM lookup tables to improve performance. Simulation results show the FPGA implementation can operate at maximum throughput of 52.67 MSamples/sec for real-time ECG monitoring and analysis.
This document describes the design and implementation of a wideband digital down converter (DDC) on an FPGA. It discusses the theoretical blocks of a DDC including a numerically controlled oscillator (NCO), mixer, cascaded integrate-comb (CIC) filter, compensation FIR filter, and programmable FIR filter. It also describes implementing each block using advanced methods and testing the design on an FPGA using Xilinx software and a Chip Scope Pro Analyzer tool. Simulation results showing the output at each DDC block are presented.
IRJET- FPGA based Processor for Feature Detection in Ultra-Wide Band RadarIRJET Journal
This document describes an FPGA-based processor for feature detection in ultra-wide band radar. It discusses using an FPGA for fast parallel signal processing of UWB radar signals. The system uses a multi-channel ADC and delay method to achieve high resolution. The FPGA implements algorithms like wavelet transforms and FFTs to extract information about targets, including range, velocity, and distinguishing between stationary and moving targets. Hardware components include an amplifier, power divider, delay line, ADC to digitize signals, and an FPGA to process the digital signals and detect features of targets.
This document discusses serial data transfer and the UART (Universal Asynchronous Receiver/Transmitter) interface. It describes the two main transmission modes - asynchronous and synchronous. It also discusses framing of data, the registers and signals used in serial communication like the SBUF register, and how to calculate the timer reload value needed for different baud rates depending on the crystal frequency and serial mode used.
This session combines the high speed analog signal chain from RF to baseband with FPGA-based digital signal processing for wireless communications. Topics include the high speed analog signal chain, direct conversion radio architecture, the high speed data converter interface, and FPGA-based digital signal processing for software-defined radio. The demo board uses the latest generation of Analog Devices’ high speed data converters, RF, and clocking devices, along with the Xilinx Zynq-7000 SoC. Other topics of discussion include the imperfections introduced by the modulator/demodulator with particular focus on the effect of temperature and frequency changes. In-factory and in-field algorithms that reduce the effect of these imperfections, with particular emphasis on the efficacy of in-factory set-and-forget algorithms, are examined.
Fun and Easy UART - How the UART Protocol WorksRitesh Kanjee
Learn how the UART Protocol works. A universal asynchronous receiver/transmitter is a computer hardware device for asynchronous serial communication in which the data format and transmission speeds are configurable. The electric signaling levels and methods (such as differential signaling, etc.) are handled by a driver circuit external to the UART.
Frequency Synthesis and Clock Generation for High Speed Systems - VE2013Analog Devices, Inc.
Frequency synthesis and clock generation are now key elements in all aspects of high speed data acquisition and RF design. In this session, the primary types of frequency synthesizers—phase-locked loops (PLL) and direct digital synthesizers (DDS)—are discussed, along with the applications for when each is appropriate. Also covered are detailed aspects of synthesizer design. Other applications, such as clock distribution and translation are addressed, and problems associated with poor clocking are identified. Examples of poor clocking are shown, along with the results of doing it properly.
This session combines the high speed analog signal chain from RF to baseband with FPGA-based digital signal processing for wireless communications. Topics include the high speed analog signal chain, direct conversion radio architecture, the high speed data converter interface, and FPGA-based digital signal processing for software-defined radio. Demonstrations use the latest generation Analog Devices’ high speed data converters, RF, and clocking devices, along with the Xilinx Zynq-7000 SoC. Other topics of discussion include the imperfections introduced by the modulator/ demodulator with particular focus on the effect of temperature and frequency changes. In-factory and in-field algorithms that reduce the effect of these imperfections, with particular emphasis on the efficacy of in-factory set-and-forget algorithms, are examined.
This document describes a UART transmitter design using VHDL. It includes the entity declaration for the UART transmitter with ports, and the architecture with two processes - one for control signal generation and state machine, and another for sequential logic and register updates. The design transmits serial data on a single output line by shifting out bits from a 9-bit transmit shift register synchronized to a baud clock.
This document describes an FPGA lab project involving interfacing a real-time clock (RTC) module with an FPGA. It includes sections on the RTC module, I2C protocol, FPGA kit, schematic, Verilog code, hardware implementation, and conclusions. The Verilog code shows an I2C state machine for communicating with the RTC over I2C to read the current time and display it on LEDs connected to the FPGA.
Sigma-Delta Analog to Digital ConvertersSatish Patil
In recent years Sigma-Delta ADCs became one of the most popular types of Analog-to-Digital converters. The key features of these are high-speed, high resolution and low operating voltages. These are commonly used in variety of applications like digital audio CDs, CODEC, biomedical sensor applications and wireless transmitters/receivers. The basic principles involved in this technique are oversampling and noise shaping. This report reviews different techniques proposed for high resolution, low power Sigma-Delta ADC. Conventional design of SDM was dominated by discrete time architecture but in modern designs continuous types are also becoming famous because of their low power attributes. Continuous efforts have been taken to reduce the supply voltages of SDM and recently, lowest reported is 250mv.
The document describes a thesis submitted by Hsu Kuan Chun Issac to the Hong Kong University of Science and Technology for a Master of Philosophy degree in Electrical and Electronic Engineering. The thesis proposes designing a 70 MHz CMOS band-pass sigma-delta analog-to-digital converter for wireless receivers. It describes implementing a second-order continuous-time band-pass sigma-delta modulator using transconductor-capacitor integrators for the loop filter. The design includes a latched comparator and TSPC D flip-flop as the quantizer. The performance of prototypes fabricated in 0.8um and 0.5um CMOS processes are evaluated.
FPGA Design and Implementation of Electrocardiogram Biomedical Embedded Systemns risman
This document describes an FPGA-based embedded system called ECG-SoC that is designed to perform electrocardiogram (ECG) pre-processing and heart rate variability (HRV) feature extraction. The ECG-SoC system is implemented on an Altera Cyclone II FPGA development board and uses a hardware/software co-design approach. The system functionality includes ECG signal processing modules like filtering, QRS detection, and heart rate calculation. Evaluation of the system using an offline dataset showed it could successfully generate differential signals, interpolate heart rates, and produce power spectra from the ECG data. Future work is recommended to improve computational performance and enable real-time ECG acquisition and analysis.
This document summarizes the design of a low bitrate modulator using FPGA for satellite applications. It describes:
1) Modeling a BPSK modem using System Generator in MATLAB, including modulator, channel, and demodulator blocks.
2) Designing and simulating the individual blocks of a BPSK modulator in VHDL, and implementing the design on a Spartan 3 FPGA board.
3) Testing the design in ModelSim and verifying it achieves the expected BPSK modulation at a bitrate of 1200 bps for potential use in deep space telemetry or navigation systems.
Low pass digital filter using FIR structure of 2nd orderNikhil Valiveti
This document describes an experiment to design low pass and notch filters with a second order FIR structure using a microcontroller, ADC, DAC, and other components. The circuit and assembly code are presented. Observations of input and output signals at different frequencies are shown, demonstrating that low frequencies are filtered as intended while higher frequencies above the cutoff are not reconstructed properly. It is concluded that the FIR filter order should be higher and cutoff frequency lower for more accurate results.
This document discusses serial communication between an 8051 microcontroller and a PC. It describes the registers involved in serial communication like SCON and TMOD. It explains how to set the baud rate using Timer1. A level converter chip like MAX232 is needed to convert voltage levels between serial ports and microcontrollers. The document provides code examples to transmit and receive data through the serial port. It discusses connecting the microcontroller to a PC using a serial cable and level shifter for debugging serial communication.
Adaptive Design of FPGA-based Direct Digital Frequency Synthesizer to Optimiz...IDES Editor
A Direct Digital Frequency Synthesizer designed
core is implemented and validated in this paper. This
electronics paper proposed the details of programming model
optimal and feasible architecture of Direct Digital
Synthesizer that eliminates the need for the manual tuning
and tweaking related to component aging and temperature
drift in analog synthesizer solutions. A Direct Digital
Synthesizer play a vital role in Digital frequency Down
Conversion in such an application, the DDC (Digital Down
converter) has become a cornerstone technology in
communication systems. Here, the design of Digital Frequency
Synthesizer gives an output with specified frequency and
phase which is adjustable at runtime. This paper also evaluates
the performance of DDS under various programming
parameters and the performance is implemented on Virtex II
Pro.
Spur Reduction Of MB-OFDM UWB System using CMOS Frequency SynthesizerIDES Editor
This document presents a design for an all-digital phase locked loop (ADPLL) frequency synthesizer to reduce spurs in an MB-OFDM UWB system. The proposed design replaces an analog PLL with an ADPLL composed of fully digital components. It includes a phase frequency detector, time-to-digital converter, digitally controlled oscillator, and frequency divider. Simulation results show the ADPLL locks the reference clock frequency and reduces spurs through multiplexing and mixing stages. The ADPLL approach overcomes limitations of analog PLL designs and allows for lower power consumption and reduced noise compared to traditional analog implementations.
This document discusses function generators and frequency synthesizers. It provides details on the SFG 2000/2100 series function generators and the DS335 3 MHz function generator. The SFG 2000/2100 uses direct digital synthesis technology to generate stable, high resolution outputs. The DS335 is a low-cost function generator based on direct digital synthesis that can produce sine waves, square waves, ramps and triangles up to its 3 MHz maximum frequency. It has computer interfaces and can store instrument settings. Frequency synthesizers generate frequencies from a single oscillator and were important for stabilizing radio frequencies.
There are two types of frequency generators: free running generators whose output is tuned continuously mechanically or electrically, and frequency synthesizers. Frequency synthesizers use a reference clock and frequency synthesis techniques to derive a wide frequency range in steps from an oscillator output. There are two methods of frequency synthesis: direct synthesis which directly derives the output frequency from the reference using dividers, multipliers, mixers and filters; and indirect synthesis which uses a voltage controlled oscillator controlled by a phase detector feedback loop including a programmable divider. Frequency synthesizers have advantages over free running generators of arbitrarily selectable, stable and accurate frequencies. Their applications include use as local oscillators in receivers and for accurately detecting frequencies from remote transmitters.
This document describes a project on the design and implementation of a Direct Digital Frequency Synthesizer (DDFS) system. The DDFS uses a Numerically Controlled Oscillator (NCO) as its digital part to generate waveforms from a single fixed frequency source. The project aims to understand the working of a DDFS, create a lookup table for the NCO, and modify the table to increase the frequency resolution and reduce errors. The document outlines the existing DDFS systems, proposed improvements, testing methods used and applications of DDFS technology.
This document is a project report for an RF controlled car created by three students - Patel Pareshkumar A., Padhiar Nirmal G., and Patel Akash R. The report describes the development and testing of a miniature car that can be controlled wirelessly via radio frequency signals from a transmitter. Key aspects of the project covered in the report include the electronic components used to receive and decode RF signals to control the car's movement and direction.
IRJET- Waveform Generation using Direct Digital Synthesis (DDS) TechniqueIRJET Journal
The document describes the design and implementation of a waveform generator using direct digital synthesis (DDS) technique. DDS allows generation of waveforms like sine, square, and triangular waves by storing waveform points digitally and reconstructing the waveform. The DDS system uses a phase accumulator, lookup table, DAC, and filter. By varying the phase increment, different output frequencies can be achieved. An integrated circuit like AD9834 is used to implement the DDS core. An op-amp acts as a buffer and a low-pass filter shapes the output. The design allows building a low-cost, precise waveform generator for educational purposes.
This document describes a digital down converter (DDC) implemented on a Xilinx FPGA Virtex-5 device. The DDC allows a received intermediate frequency (IF) signal to be down converted to baseband. It uses a direct digital synthesizer to generate sine and cosine signals to mix with the input samples in a mixer, producing in-phase and quadrature signals. These pass through a low-pass filter to reject images and yield a complex baseband representation of the original signal. Implementing the filter as a multi-stage FIR filter approach optimizes the DDC with respect to hardware complexity, speed and power dissipation compared to a single-stage FIR filter. The DDC is controlled by commands received over
The numerically controlled oscillator (NCO) is one of the digital oscillator
signal generators. It can generate the clocked, synchronous, discrete
waveform, and generally sinusoidal. Often NCOs care utilized in the
combinations of digital to analog converter (DAC) at the outputs for creating
direct digital synthesizer (DDS). The network on chips (NOCs) are utilized
in various communication systems that are fully digital or mixed signals
such as synthesis of arbitrary wave, precise control for sonar systems or
phased array radar, digital down/up converters, all the digital phase locked
loops (PLLs) for cellular and personal communication system (PCS) base
stations and drivers for acoustic or optical transmissions and multilevel
phase shift keying/frequency shift keying (PSK/FSK) modulators or
demodulators (modem). The basic architecture of NCO will be enhanced
and improved with less hardware for facilitating complete system level
support to various sorts of modulation with minimum FPGA resources. In
this paper design and memory optimization of hybrid gate diffusion input
(GDI) numerically controlled oscillator based on field programmable gate
array (FPGA) is implemented. compared with NCO based 8-bit microchip,
memory optimization of hybrid GDI numerically controlled oscillator based
on FPGA gives effective outcome in terms of delay, metal-oxidesemiconductor field-effect transistors (MOSFET’s) and nodes.
Frequency hopping signal of dds based on fpga hardwareVinsion Chan
This document describes the design of a frequency hopping signal generation system based on a direct digital synthesizer (DDS) implemented on an FPGA. It discusses the basic principles of DDS and how it can be used to generate frequency hopping signals. The key components of the system include a logical address control unit to generate frequency control words and a DDS unit with a phase accumulator and ROM lookup table to generate signals. Simulation results show the DDS generates stable frequency hopping signals with low error.
1) Direct Digital Synthesizer (DDS) is an advanced function generator that can generate a wide range of frequencies with high precision and low distortion.
2) A DDS uses a fixed clock frequency and phase accumulator to generate waveforms at different output frequencies. It stores waveform points in a lookup table and outputs approximations of the waveform.
3) DDS has advantages over traditional function generators as it can easily change frequency using only digital controls and has applications in signal generation, mixing, and frequency synthesis.
This document summarizes a student project on signal processing using a Pluto-SDR hardware platform and GNU Radio Companion software. It introduces software defined radio (SDR) and discusses implementing basic digital modulation schemes like AM and FM. Experiments were conducted transmitting test signals, taking FFTs and waterfall plots of received signals, and building an FM receiver flowgraph. The document concludes SDR concepts were demonstrated practically using the Pluto-SDR and GRC helps learn communication system theories.
Design and implemation of an enhanced dds based digitalManoj Kollam
This paper proposes the design and implementation of an enhanced direct digital synthesis (DDS)-based digital modulator that supports multiple modulation schemes. The design enhances the basic DDS architecture with minimal additional hardware to provide user selection of different modulation techniques using a single unit. The modulator architecture consists of a phase accumulator, phase-to-amplitude converter, and other digital logic blocks. The design is implemented on a Spartan-3A FPGA using VHDL and can generate various modulated output signals for software-defined radio applications.
DSM Based low oversampling using SDR transmitterIJTET Journal
The oversampling recruitment is a limiting factor in high frequency application such as software defined radio. This project is a high frequency processing and low oversampling ratio. A single bit semi parallel processing is proposed in this paper. Using this single bit PDSM Architecture, high speed, high complexity computations are executed in parallel. The single bit DSM is to build an RF transmitter that includes a one bit quantifier with two level switching power amplifier for high linearity and high efficiency. Performance analysis by using the MATLAB simulations by reducing the oversampling ratio by same signal to noise ratio. The DSM implemented on field programmable gate array and using a signal code division multiple access signal. This project will give bandwidth of the low oversampled signal increased four times without increasing frequency. Finally they can be achieved signal to noise ratio is very low and also oversampling ratio is small.
A prototyping of software defined radio using qpsk modulationIAEME Publication
This document summarizes a student thesis on prototyping a software defined radio using QPSK modulation. The design includes a digital up converter (DUC) for transmission and a digital down converter (DDC) for reception. The DUC uses pulse shaping FIR filters, compensating FIR filters, and cascaded integrator comb filters to upconvert the baseband signal to an intermediate frequency. QPSK is used for both modulation and demodulation. The system is simulated and implemented on an FPGA, with results showing the simulation and experimental results are similar.
Implementation of Algorithms For Multi-Channel Digital Monitoring ReceiverIOSR Journals
Abstract: Monitoring Receivers form an important constituent of the Electronic support. In Monitoring
Receiver we can monitor, demodulate or scan the multiple channels.
In this project, the Implementation of algorithm for multi channel digital monitoring receiver. The
implementation will carry out the channelization by the way of Digital down Converters (DDCs) and Digital
Base band Demodulation. The Intermediate Frequency (IF) at 10.7 MHz will be digitalized using Analog to
Digital Converter (ADC) with sampling frequency 52.5 MHz and further converted to Base band using DDCs.
Virtually all the digital receivers perform channel access using a DDC. The Base band data will be streamed to
the appropriate demodulators. Matlab Simulink will be used to simulate the logic modules before the
implementation. This system will be prototyped on an FPGA based COTS (Commercial-off-the-shelf)
development board. Xilinx System Generator will be used for the implementation of the algorithms.
Keywords: DDC, ADC, Digital Base band demodulation, IF, Monitoring Receiver.
IRJET- A Digital Down Converter on Zynq SoCIRJET Journal
This document describes the design and implementation of a digital down converter (DDC) on a Zynq System on Chip (SoC). Key points:
- The DDC is designed for airborne radar receivers to downconvert high sample rate digitized signals to a lower frequency for easier processing.
- The DDC implementation includes a direct digital synthesizer to generate input signals, complex multiplication for mixing, and a two-stage decimation and filtering process.
- The design is implemented on a Zynq SoC which provides the flexibility of a processor and programmability of an FPGA.
- Results show the DDC design achieves significant improvements in resource utilization compared to a full
AREA OPTIMIZED FPGA IMPLEMENTATION FOR GENERATION OF RADAR PULSE COM-PRESSION...VLSICS Design
Pulse compression technique is most widely used in radar and communication areas. Its implementation requires an opti-mized and dedicated hardware. The real time implementation places several constraints such as area occupied, power con-sumption, etc. The good design needs optimization of these constraints. This paper concentrates on the design of optimized model which can reduce these. In the proposed architecture a single chip is used for generating the pulse compression se-quence like BPSk, QPSk, 6-PSK and other Polyphase codes. The VLSI architecture is implemented on the Field Programm-able Gate Array (FPGA) as it provides the flexibility of reconfigurability and reprogrammability .It was found that the proposed architecture has generated the pulse compression sequences efficiently while improving some of the parameters like area, power consumption and delay when compared to previous methods.
A 15 bit third order power optimized continuous time sigma delta modulator fo...eSAT Publishing House
1) The document describes the design of a 15-bit third order power optimized continuous time sigma-delta modulator for audio applications.
2) Key components include a clamped push-pull comparator to drive large capacitive loads and implementation in a 180nm CMOS technology.
3) Sigma-delta modulation is discussed as useful for analog to digital conversion in applications that can tolerate offset and gain errors, with higher order modulators allowing for lower sampling rates and power consumption.
Design and Implementation of Area Optimized, Low Complexity CMOS 32nm Technol...IJERA Editor
A numerically controlled oscillator (NCO) is a digital signal generator which is a very important block in many Digital Communication Systems such as Software Defined Radios, Digital Radio set and Modems, Down/Up converters for Cellular and PCS base stations etc. NCO creates a synchronous, discrete-time, discrete-valued representation of a sinusoidal waveform. This paper implements the development and design of CMOS look up Table based numerically controlled oscillator which improves the performance, reduces the power & area requirement. The design is implemented with CMOS 32 nm Technology with Microwind 3.8 software tool. In addition, it can be used for analog circuit also enables the integration of complete system on chip. This paper also describes the design of a NCO which is of contemporary nature with reasonable speed, resolution and linearity with lower power, low area. For all about Pre Layout simulation has been realized using 32nm CMOS process Technology.
Implementation of SISO-OFDM Transmission using MATLAB on DSP Processormohan676910
This document describes the implementation of a SISO-OFDM transmission system using MATLAB and a TMS320C6713 digital signal processor (DSP). Key steps include:
1) Developing the baseband system model in Simulink with blocks for modulation, transmission over an AWGN channel, and demodulation.
2) Using Real-Time Workshop and the C6x Target to generate C code from the Simulink model and compile it for the TMS320C6713 DSP.
3) Deploying the system on TMS320C6713 DSP Starter Kits to perform real-time OFDM transmission and verify the implementation against simulations.
Implementation of Wide Band Frequency Synthesizer Base on DFS (Digital Frequ...IJMER
Wide Band Frequency Synthesizer has become essential components in wireless communication
systems. They are used as frequency synthesizers with precise and convenient digital control in both traditional
electronics, such as televisions and AM/FM radios, and modern consumer products among which cellular
mobile phone is a striking example.
IC fabrication technology advances have made monolithic integration possible. More and more
electronic devices can be put on the same chip to reduce the number of external components and then the costs.
Therefore, on a single chip we can accomplish many functions for which we might need to make several chips
work together a few years ago. A monolithic wide-band PLL is of great interests to wireless communication
applications due to both its low cost and convenience to switch between different communication standards.
The focus of this work is to implement a wide-band Frequency Synthesizer using as few as possible building
blocks and also as simple as possible structure.
Architecture of direct_digital_synthesizanjunarayanan
A frequency synthesizer is an electronic device which generates a range of frequency mostly sine wave from a fixed clock provided. These frequency synthesizers are commonly found in radio receivers, mobile telephones radio telephones, wacky talkies, as local oscillators, satellite receivers, GPS system. Direct digital synthesizer is a frequency synthesizer which digitally creates arbitrary wave forms of different frequencies from the fixed frequency provided as clock input.DDS generates digital wave forms and these digital waveforms are converted to analog signals by the digital to analog converter connected at the output of DDS. The DDS designed here is a ROM based DDS. DDS has many advantages over PLL and other similar approaches such as fast settling time, sub-Hertz frequency resolution, continuous phase switching response and low phase noise. This system has many applications such as the confidential message transfer, speedy frequency switching.
Index terms –DDS-Direct Digital Synthesizer
Research Inventy : International Journal of Engineering and Scienceresearchinventy
The document describes a technique for automated data acquisition from an X-band microwave bench. A personal computer uses a stepper motor to move a plunger in a liquid cell, and an analog-to-digital converter card interfaces with the microwave bench detector to measure the reflected power at different plunger positions. Software controls the stepper motor and records the measurements, allowing accurate determination of dielectric properties without manual operation. Table 1 shows example data collected, listing the plunger position in mm and corresponding detected microwave power for an air-filled liquid cell. This automated process provides more precise measurements than the traditional manual method.
Data acquisition involves sampling signals from the physical world, converting the analog signals to digital numeric values, and processing the data with a computer. Key aspects of data acquisition systems include transducers that sense physical variables and convert them to electrical signals, signal conditioning to prepare analog signals for analog-to-digital conversion, analog-to-digital converters that change analog signals to digital values, sampling the signals at a sufficient rate to avoid aliasing, and using DAQ software and hardware to interface with a computer for processing, analyzing, storing and displaying the acquired data.
This document analyzes the simulation parameters of a pulse shaping FIR filter for WCDMA. It simulates a square root raised cosine pulse shaping filter in MATLAB Simulink with varying group delay parameters. The simulation measures the number of bits, number of errors, and bit error rate at different group delays. It finds that the bit error rate is minimized at a group delay of 6 symbol periods. The optimal values found are a group delay of 6 and a roll off factor of 0.22.
Fueling AI with Great Data with Airbyte WebinarZilliz
This talk will focus on how to collect data from a variety of sources, leveraging this data for RAG and other GenAI use cases, and finally charting your course to productionalization.
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Speck&Tech
ABSTRACT: A prima vista, un mattoncino Lego e la backdoor XZ potrebbero avere in comune il fatto di essere entrambi blocchi di costruzione, o dipendenze di progetti creativi e software. La realtà è che un mattoncino Lego e il caso della backdoor XZ hanno molto di più di tutto ciò in comune.
Partecipate alla presentazione per immergervi in una storia di interoperabilità, standard e formati aperti, per poi discutere del ruolo importante che i contributori hanno in una comunità open source sostenibile.
BIO: Sostenitrice del software libero e dei formati standard e aperti. È stata un membro attivo dei progetti Fedora e openSUSE e ha co-fondato l'Associazione LibreItalia dove è stata coinvolta in diversi eventi, migrazioni e formazione relativi a LibreOffice. In precedenza ha lavorato a migrazioni e corsi di formazione su LibreOffice per diverse amministrazioni pubbliche e privati. Da gennaio 2020 lavora in SUSE come Software Release Engineer per Uyuni e SUSE Manager e quando non segue la sua passione per i computer e per Geeko coltiva la sua curiosità per l'astronomia (da cui deriva il suo nickname deneb_alpha).
In the rapidly evolving landscape of technologies, XML continues to play a vital role in structuring, storing, and transporting data across diverse systems. The recent advancements in artificial intelligence (AI) present new methodologies for enhancing XML development workflows, introducing efficiency, automation, and intelligent capabilities. This presentation will outline the scope and perspective of utilizing AI in XML development. The potential benefits and the possible pitfalls will be highlighted, providing a balanced view of the subject.
We will explore the capabilities of AI in understanding XML markup languages and autonomously creating structured XML content. Additionally, we will examine the capacity of AI to enrich plain text with appropriate XML markup. Practical examples and methodological guidelines will be provided to elucidate how AI can be effectively prompted to interpret and generate accurate XML markup.
Further emphasis will be placed on the role of AI in developing XSLT, or schemas such as XSD and Schematron. We will address the techniques and strategies adopted to create prompts for generating code, explaining code, or refactoring the code, and the results achieved.
The discussion will extend to how AI can be used to transform XML content. In particular, the focus will be on the use of AI XPath extension functions in XSLT, Schematron, Schematron Quick Fixes, or for XML content refactoring.
The presentation aims to deliver a comprehensive overview of AI usage in XML development, providing attendees with the necessary knowledge to make informed decisions. Whether you’re at the early stages of adopting AI or considering integrating it in advanced XML development, this presentation will cover all levels of expertise.
By highlighting the potential advantages and challenges of integrating AI with XML development tools and languages, the presentation seeks to inspire thoughtful conversation around the future of XML development. We’ll not only delve into the technical aspects of AI-powered XML development but also discuss practical implications and possible future directions.
Introduction of Cybersecurity with OSS at Code Europe 2024Hiroshi SHIBATA
I develop the Ruby programming language, RubyGems, and Bundler, which are package managers for Ruby. Today, I will introduce how to enhance the security of your application using open-source software (OSS) examples from Ruby and RubyGems.
The first topic is CVE (Common Vulnerabilities and Exposures). I have published CVEs many times. But what exactly is a CVE? I'll provide a basic understanding of CVEs and explain how to detect and handle vulnerabilities in OSS.
Next, let's discuss package managers. Package managers play a critical role in the OSS ecosystem. I'll explain how to manage library dependencies in your application.
I'll share insights into how the Ruby and RubyGems core team works to keep our ecosystem safe. By the end of this talk, you'll have a better understanding of how to safeguard your code.
OpenID AuthZEN Interop Read Out - AuthorizationDavid Brossard
During Identiverse 2024 and EIC 2024, members of the OpenID AuthZEN WG got together and demoed their authorization endpoints conforming to the AuthZEN API
Driving Business Innovation: Latest Generative AI Advancements & Success StorySafe Software
Are you ready to revolutionize how you handle data? Join us for a webinar where we’ll bring you up to speed with the latest advancements in Generative AI technology and discover how leveraging FME with tools from giants like Google Gemini, Amazon, and Microsoft OpenAI can supercharge your workflow efficiency.
During the hour, we’ll take you through:
Guest Speaker Segment with Hannah Barrington: Dive into the world of dynamic real estate marketing with Hannah, the Marketing Manager at Workspace Group. Hear firsthand how their team generates engaging descriptions for thousands of office units by integrating diverse data sources—from PDF floorplans to web pages—using FME transformers, like OpenAIVisionConnector and AnthropicVisionConnector. This use case will show you how GenAI can streamline content creation for marketing across the board.
Ollama Use Case: Learn how Scenario Specialist Dmitri Bagh has utilized Ollama within FME to input data, create custom models, and enhance security protocols. This segment will include demos to illustrate the full capabilities of FME in AI-driven processes.
Custom AI Models: Discover how to leverage FME to build personalized AI models using your data. Whether it’s populating a model with local data for added security or integrating public AI tools, find out how FME facilitates a versatile and secure approach to AI.
We’ll wrap up with a live Q&A session where you can engage with our experts on your specific use cases, and learn more about optimizing your data workflows with AI.
This webinar is ideal for professionals seeking to harness the power of AI within their data management systems while ensuring high levels of customization and security. Whether you're a novice or an expert, gain actionable insights and strategies to elevate your data processes. Join us to see how FME and AI can revolutionize how you work with data!
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slackshyamraj55
Discover the seamless integration of RPA (Robotic Process Automation), COMPOSER, and APM with AWS IDP enhanced with Slack notifications. Explore how these technologies converge to streamline workflows, optimize performance, and ensure secure access, all while leveraging the power of AWS IDP and real-time communication via Slack notifications.
Best 20 SEO Techniques To Improve Website Visibility In SERPPixlogix Infotech
Boost your website's visibility with proven SEO techniques! Our latest blog dives into essential strategies to enhance your online presence, increase traffic, and rank higher on search engines. From keyword optimization to quality content creation, learn how to make your site stand out in the crowded digital landscape. Discover actionable tips and expert insights to elevate your SEO game.
Main news related to the CCS TSI 2023 (2023/1695)Jakub Marek
An English 🇬🇧 translation of a presentation to the speech I gave about the main changes brought by CCS TSI 2023 at the biggest Czech conference on Communications and signalling systems on Railways, which was held in Clarion Hotel Olomouc from 7th to 9th November 2023 (konferenceszt.cz). Attended by around 500 participants and 200 on-line followers.
The original Czech 🇨🇿 version of the presentation can be found here: https://www.slideshare.net/slideshow/hlavni-novinky-souvisejici-s-ccs-tsi-2023-2023-1695/269688092 .
The videorecording (in Czech) from the presentation is available here: https://youtu.be/WzjJWm4IyPk?si=SImb06tuXGb30BEH .
AI 101: An Introduction to the Basics and Impact of Artificial IntelligenceIndexBug
Imagine a world where machines not only perform tasks but also learn, adapt, and make decisions. This is the promise of Artificial Intelligence (AI), a technology that's not just enhancing our lives but revolutionizing entire industries.
Digital Marketing Trends in 2024 | Guide for Staying AheadWask
https://www.wask.co/ebooks/digital-marketing-trends-in-2024
Feeling lost in the digital marketing whirlwind of 2024? Technology is changing, consumer habits are evolving, and staying ahead of the curve feels like a never-ending pursuit. This e-book is your compass. Dive into actionable insights to handle the complexities of modern marketing. From hyper-personalization to the power of user-generated content, learn how to build long-term relationships with your audience and unlock the secrets to success in the ever-shifting digital landscape.
Have you ever been confused by the myriad of choices offered by AWS for hosting a website or an API?
Lambda, Elastic Beanstalk, Lightsail, Amplify, S3 (and more!) can each host websites + APIs. But which one should we choose?
Which one is cheapest? Which one is fastest? Which one will scale to meet our needs?
Join me in this session as we dive into each AWS hosting service to determine which one is best for your scenario and explain why!
HCL Notes and Domino License Cost Reduction in the World of DLAUpanagenda
Webinar Recording: https://www.panagenda.com/webinars/hcl-notes-and-domino-license-cost-reduction-in-the-world-of-dlau/
The introduction of DLAU and the CCB & CCX licensing model caused quite a stir in the HCL community. As a Notes and Domino customer, you may have faced challenges with unexpected user counts and license costs. You probably have questions on how this new licensing approach works and how to benefit from it. Most importantly, you likely have budget constraints and want to save money where possible. Don’t worry, we can help with all of this!
We’ll show you how to fix common misconfigurations that cause higher-than-expected user counts, and how to identify accounts which you can deactivate to save money. There are also frequent patterns that can cause unnecessary cost, like using a person document instead of a mail-in for shared mailboxes. We’ll provide examples and solutions for those as well. And naturally we’ll explain the new licensing model.
Join HCL Ambassador Marc Thomas in this webinar with a special guest appearance from Franz Walder. It will give you the tools and know-how to stay on top of what is going on with Domino licensing. You will be able lower your cost through an optimized configuration and keep it low going forward.
These topics will be covered
- Reducing license cost by finding and fixing misconfigurations and superfluous accounts
- How do CCB and CCX licenses really work?
- Understanding the DLAU tool and how to best utilize it
- Tips for common problem areas, like team mailboxes, functional/test users, etc
- Practical examples and best practices to implement right away
HCL Notes and Domino License Cost Reduction in the World of DLAU
Ov3425972602
1. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2597 | P a g e
Development of FPGA for Custom Waveform Generator Based
on Direct Digital Synthesizer
B. Raviteja Reddy*
, V.S.G.N. Raju**
, Ch. Arun Kumar***
*
(M.Tech, DSCE, ECE Department, SNIST, Hyderabad, INDIA)
**
(Assistant professor, Department of ECE, SNIST, Hyderabad, INDIA)
***
(Scientist „D‟, ELSEC, DLRL, Chandrayangutta Lines, Andhra Pradesh, INDIA)
ABSTRACT
In this paper an efficient approach is
present to design custom waveform generator
based on DDS with low phase noise and high
switching speed for military communication
applications. It can generate custom signals with
different modulations whose amplitude,
frequency or phase are controlled by the
description words given from an external
computer. DDS is a frequency synthesizer which
can generate arbitrary waveforms from a single,
fixed frequency reference clock. In order to
implement such custom waveform generator
along with DDS we need FPGA. FPGA are used
to realize DDS to meet different demand of the
user such as high switching speeds. Then, the
AD9858 used as the DDS core with compression
ROM is compiled using Xilinx XC2V250 FPGA
by VHDL language. The performances such as
integration, expansibility are very much
improved. We need design a Graphical User
Interface (GUI), which allows simple control of
the hardware.
Keywords - DDFS, FPGA, GUI, PIC, AD9858
I. INTRODUCTION
Generally in any equipment, it is important
to readily control and produce accurate waveforms of
different frequencies. In Military Communication
Attack application, Bio-medical and industrial
applications are require highly agile, very low phase
noise and high resolution synthesizers for
communications. The digital synthesizing method
synthesizes the waveform data in digital processing
and the data is converted to analog signal with a
DAC. This is the method called DDS. DDS devices
will offer faster switching between output
frequencies and fine resolution in frequencies. As the
technology advance in design and technology, DDS
devices consume less power and very compact
compared to the analog method, and can be fully
controlled by software.
AD9858 DDS chip will generate an analog
signal usually a sine wave, but we can generate other
signals also. Here we are using AD9858 DDS chip. It
will generate signal with frequencies from 20-
500MHz (based on 1GHz clock). Multichannel
waveform generator can be designed using multiplied
AD9858 DDS chips and PC controller along with
FPGA to control those DDS chips. Here we are
designing 3 channel waveform generator using 3
DDS chips using FPGA during Fixed Frequency
mode, Amplitude Modulated mode, Frequency
Modulated mode, Frequency Chirp mode, Time
Division Multiplexed mode, Frequency Division
Multiplexed mode and Binary Frequency Shift
Keying mode.
In Fixed Frequency mode of operation, the
FPGA receives frequency command from the PC
based external controller in BCD format, computes
the 32 bit frequency tuning word and programs it into
the DDFS.
In the Amplitude Modulated mode of
operation, the FPGA receives the message frequency
command from the external controller in BCD
format. It triggers the external ADC at a rate of
1MHz and reads the ADC output to calculate the
FTW and program the DDFS instantaneously.
In the Frequency Modulated mode of
operation, the FPGA receives the center frequency
and deviation commands from the external controller
in BCD format. It computes the FTW and programs it
into the DDFS. It triggers the external ADC at a rate
of 1MHz and reads the ADC output to recalculate the
FTW and reprogram the DDFS instantaneously.
In the Frequency Chirp mode of operation,
the FPGA receives the Start Frequency, Stop
Frequency and Chirp Step commands from the
external controller. It computes the frequency tuning
words and Ramp Rate word and programs it into the
DDFS. It retriggers the DDFS at regular intervals to
return the DDFS to the Start Frequency.
In the Time Division Multiplexed mode of
operation, the FPGA receives up to 4 frequencies
from the external controller. It computes the
frequency tuning words and programs them into the
DDFS. At regular intervals the FPGA changes the
profile selection of the DDFS in order to switch
between the frequencies.
In the Frequency Division Multiplexed
mode of operation, the FPGA receives frequencies
from the external controller. It computes the
frequency tuning words and programs them into the
2. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2598 | P a g e
DDFS. In specific frequency range the FPGA
generate frequencies.
In the Binary Frequency Shift Keying mode
of operation, the FPGA receives two frequencies
from external controller. The FPGA calculate the two
FTW words. FPGA device accepts the modulating
signal and selects the appropriate tuning word and
program into the DDFS.
II. DDS TECHNOLOGY
In the simplest case a Direct Digital
Synthesis is constructed by a ROM with many
samples of sine wave stored in it (sine look-up table,
LUT) and it was introduced in[2]-[3]. Figure.1 shows
the block diagram of a DDS system. The DDS
produces sinusoidal at a given frequency by digital
integration of higher clock frequency. The phase
Accumulator stage accepts the so called Frequency
Tuning Word (FTW) which determines the phase
step. Once set, this digital word determines the sine
wave frequency to be produced. The phase
accumulator then continuously produces in the output
proper binary words indicating the instantaneous
phase to the table look-up function. In other words
the phase accumulator is used to “calculate” the
successive addresses of the sine look-up table which
generates a digital sine wave output. In this way the
samples are swept in a controlled manner i.e. with a
step depending on the Frequency Tuning Word. The
DDS translates the resulting phase to a sinusoidal
waveform via the look-up table, and converts the
digital representation of converter followed by a low
pass filter (LPF).
Figure 1: Block diagram of DDS system
Where N denotes the number of bits used to
represent the tuning word. Generally for AD9858
Frequency Tuning Word (FTW) is 32 bit.
The output frequency fout= M x fclk /2N
and resolution fclk/2n
where
fout= output frequency of DDS
M= frequency tuning word
fclk= internal clock frequency
N=length of phase accumulator in bits
N NUMBER OF POINTS
8 256
12 4096
16 65535
20 1048576
24 16777216
28 268435456
32 4294967296
48 281474976710656
Figure 2: Digital Phase Wheel
For understanding the basic function
consider sine wave oscillations as a vector rotating
around a phase circle. The number of discrete points
can be determined by the resolution of phase
accumulator. Each point on the phase circle
corresponds to equivalent point on cycle of sine
waveform. As the vector rotates along the wheel,
corresponding output sine wave will be generated. As
vector completes one revolution at a constant speed
around the phase wheel it completes one cycle of
output sine wave. The phase accumulator will
provide the equivalent of the vector‟s linear rotation
around the phase wheel. Each content of the phase
accumulator represent the corresponding point on the
cycle of the output sine wave. The number of phase
points on the wheel are determined by the resolution
N of phase accumulator. As the output of the phase
accumulator is linear we cannot directly generate any
wave expect ramp. So, we use phase-to-amplitude
lookup table to convert output value of phase
accumulator to sine wave amplitude information and
then it is applied to D/A converter. The output
frequency and length of the accumulator are related
by the equation.
Here we are using AD9858 DDS chip which
can generate waveforms ranging from 20-500 MHz,
whose clock frequency is 1 GHz with 14 bit DAC.
3. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2599 | P a g e
III. SYSTEM ARCHITECTURE
Figure.3 Implementation of frequency synthesizer using FPGA
Graphical User Interface (GUI)
In order to generate the signals we need to
store the corresponding hexadecimal data into the
internal registers of DDS. So we need GUI to convert
the corresponding amplitude, frequency and phase
description into corresponding hexadecimal data
using the formulas specified in the AD9858 datasheet
and it has to send the hexadecimal data through serial
port from the pc.
PIC Micro Controller
As we are sending data from pc using GUI
through serial port. We have to receive the data send
by the pc so we are using PIC microcontroller. PIC
micro controller has to receive the data from the
serial port and it has to send the data to the FPGA.
Field Programmable Gate Array (FPGA)
We have to send the data to the DDS based
on some control signals and we have to provide some
clock signals to the DDS so we are using FPGA. PIC
will send the data received from the pc to the FPGA
using SPI. FPGA will provide clock signal to the
DDS and it has to receive the data from PIC and
based on the control signals it has to send the data to
the DDS
3 Channel Board
Our requirement is to generate an identical
signals whose phase, amplitude, frequency should be
in our control. So in order to generate identical
signals first we need to synchronize DDS chips for
synchronization one of the DDS chips has to generate
SYNC_CLK and CY2308 will distribute that
SYNC_CLK to all the DDS chips. One which
generates the SYNC_CLK behaves like master
remaining as slaves, thus the DDS chips are
synchronized and they will operate on the same
internal clock so they will produce identical signals.
SYNC_CLK will be generated from the internal
clock only by using frequency divider. CY2308 will
distribute the clock signal generated by the FPGA to
all the DDS chips. By using these devices the custom
waveform generator is designed. Now in the GUI we
need to enter the amplitude, phase and frequency and
we need set the mode in which the AD9858 DDS
chip has to operate generally we will operate the
DDS chip in single tone mode in which DDS will
generate the signal based on the information provided
from the serial port. After setting all the controls we
will send the data to be stored in the registers through
serial port. FPGA will receive the data and then it
will send the data to the DDS chips based on some
control signals along with that it need to provide
clock signals to DDS devices.
Figure 4 shows GUI module developed on
Microsoft Visual C++ for the evaluation of the
Frequency Synthesizer.
Figure.4 External Controller Software for the Evaluation of the
Synthesizer
IV. THE DESIGN APPROACH
According to the specifications of this
project, the range of frequencies that the Frequency
Synthesizer is expected to generate is 20–500MHz at
a step size of 10Hz. The CMOS Integrated Circuit
AD9858 of Analog Devices is a Direct Digital
Frequency Synthesizer having 32 bit Frequency
Tuning Word operating on 1GHz clock is capable of
meeting these specifications. Also the AD9858 is
capable of generating Chirp over a band of
frequencies at the specified frequency steps. Having
four profiles for frequency selection, the AD9858 is
ideally suitable for the specification of up to four
Time Division Multiplexed signals. AD9858 is
controllable through a set of 20 command lines at a
rate of 100MHz max. This meets the maximum data
input rate required by the specifications for TDM and
Chirp Signal generation. But since no Personal
Computer with a Commercial Operating System can
generate data at this high speed, a Field
Programmable Gate Array (FPGA) capable of
operating on 50MHz clock is required to control the
AD9858.
XC2V250-5FG256I is chosen to control the
DDFS. This FPGA is an Industrial Grade 250k gate
FPGA of Xilinx Corporation that meets the
4. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2600 | P a g e
requirements mentioned above. The specifications of
this IC are featured in the reference along with the
remaining components used in this project.
V. RESULTS
Figure 5 presents the fixed frequency and
phase noise performance of the synthesizer. The
phase noise achieved is -112dBc/Hz at 1 kHz against
the specification of –110dBc/Hz. Figures 6 show the
Frequency Synthesizer operating in Amplitude
Modulation mode with 1 kHz deviation at center
frequency of 135MHz. Figures 7 show the Frequency
Synthesizer operating in Frequency Modulation mode
with deviations of 15 kHz from the center frequency
of 20MHz. The Chirp performance of the Synthesizer
is shown in figure 8. Between 300 MHz and 360
MHz the output spectrum in the chirp mode of
operation is very flat over the entire frequency range
of operation. Figure 9 shows the TDM performance
of the Synthesizer with 4 Frequencies switched at the
minimum switching time. Due to the rapid switching,
all the 4 frequencies of the Synthesizer appear to
exist simultaneously as displayed in the spectrum.
Figure 10 shows the FDM performance of the
Synthesizer. All the frequencies of the Synthesizer
appear to exist simultaneously as displayed in the
spectrum. Figure 11 shows the BFSK performance of
the Synthesizer.
Figure 5: Fixed Frequency and Phase Noise performance of the
Synthesizer
Figure 6: Amplitude modulation performance of the Synthesizer
Figure 7: frequency modulation performance of the Synthesizer
5. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2601 | P a g e
Figure 8: chirp mode performance of the Synthesizer
Figure 9: TDM performance of the Synthesizer with 4
Frequencies
Figure .10 FDM performance of the Synthesizer
Figure.11 BFSK performance of the Synthesizer
VI. DEVICE UTILIZATION SUMMARY
Selected Device : 2v250fg256-5
Number of Slices : 1264 out of 1536
(82%)
Number of Slice Flip Flops: 536 out of 3072
(17%)
Number of 4 input LUT : 2238 out of 3072 (72%)
Number of bonded IOBs : 52 out of 172 (30%)
Number of GCLKs : 3 out of 16 (18%)
VII. CONCLUSION
According to the results, we can conclude
that the custom waveform generator based on DDFS
achieved low phase noise and high switching speed
for military communication applications. In this
6. B. Raviteja Reddy, V.S.G.N. Raju, Ch. Arun Kumar / International Journal of Engineering
Research and Applications (IJERA) ISSN: 2248-9622 www.ijera.com
Vol. 3, Issue 4, Jul-Aug 2013, pp.2597-2602
2602 | P a g e
paper, custom waveform generator architecture
which is designed using AD9858 DDS chips, PIC
microcontroller and FPGA.
ACKNOWLEDGEMENTS
I Would like to acknowledge the encourage
of my guide Mr. Ch. ARUN KUMAR, Sc-„D‟,
V/UHF Division, DLRL
REFERENCES
[1]. James A. Crawford, Frequency Synthesizer
Design Handbook (Artech House, Boston,
London, 1994).
[2]. C. S. Koukourlis, J. E .Plevridis, J. N. Sahalos,
A New Digital Implementation of the RDS in
the FM Stereo IEEE Trans. Broadcast, vol. 42,
pp. 323-327, December 1996.
[3]. Wenmiao Song, Jingying Zhang, Qiongqiong
Yao, Design And Implement Of BPSK
Modulator And Demodulator Based On Moder
DSP Technology IEEE International
Symposium. pp. 1135-1137,2009
[4]. Behzad Razavi, Challenges in the design of
Frequency Synthesizers for Wireless
Applications in Proc. 1997 IEEE Custom
Integrated Circuit Conference (CICC), pp. 395
– 402.
[5]. Jouko Vankka, Mikko Valtari, Marko
Kosunen and Kari A.I. Halonen, A Direct
Digital Synthesizer with an On-Chip D/A
Converter, IEEE Journal of Solid State
Circuits, Vol 33, No.2, February1998, pp. 218
– 227.
[6]. Xilinx White Paper 174, Methodologies for
efficient FPGA Integration into PCBs 2003
[7]. Xilinx White Paper 166, Signal Integrity in
FPGA Design 2002
[8]. Xilinx Application Note 623, Power
Distribution System Design using Bypass /
Decoupling Capacitors.
Product Documents:
[9]. Xilinx Virtex II Series FPGAs
[10]. AD9858 from Analog Devices
[11]. CY 2308 Zero Delay Buffer of Cypress
[12]. CY 74 FCT 541 of Cypress
[13]. Xilinx 18V00 Series In-System Programmable
Proms.