Submit Search
Upload
Sequence detector Verilog Code
•
4 likes
•
10,365 views
Bharti Airtel Ltd.
Follow
Sequence detector Verilog Code , using Behavioral modeling
Read less
Read more
Engineering
Report
Share
Report
Share
1 of 8
Download now
Download to read offline
Recommended
Convolutional codes
Convolutional codes
Abdullaziz Tagawy
Pn sequence
Pn sequence
Darshil Shah
Vlsi lab viva question with answers
Vlsi lab viva question with answers
Ayesha Ambreen
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
Pass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
ASk,FSK,PSK
ASk,FSK,PSK
Ola Mashaqi @ an-najah national university
8051 interfacing
8051 interfacing
KanchanPatil34
Linear block code
Linear block code
Manish Srivastava
Recommended
Convolutional codes
Convolutional codes
Abdullaziz Tagawy
Pn sequence
Pn sequence
Darshil Shah
Vlsi lab viva question with answers
Vlsi lab viva question with answers
Ayesha Ambreen
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
varun kumar
Pass Transistor Logic
Pass Transistor Logic
Sudhanshu Janwadkar
ASk,FSK,PSK
ASk,FSK,PSK
Ola Mashaqi @ an-najah national university
8051 interfacing
8051 interfacing
KanchanPatil34
Linear block code
Linear block code
Manish Srivastava
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
Trinity Dwarka
Coherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASK
naimish12
TinyOS
TinyOS
Sneha Shodhan
PSK (PHASE SHIFT KEYING )
PSK (PHASE SHIFT KEYING )
vijidhivi
8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing
Amitabh Shukla
Wireless Sensor Networks ppt
Wireless Sensor Networks ppt
Devdutta Chakrabarti
Network Layer Numericals
Network Layer Numericals
Manisha Keim
Lambda design rule
Lambda design rule
Gowri Kishore
Actel fpga
Actel fpga
Anish Gupta
Sequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
Vinoth Loganathan
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
DAC-digital to analog converter
DAC-digital to analog converter
Shazid Reaj
Multipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
CMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
Bharti Airtel Ltd.
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
Vikas Gupta
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
ShivangiSingh241
Packaging of vlsi devices
Packaging of vlsi devices
Ashu0711
Fsm sequence detector
Fsm sequence detector
lpvasam
Session six
Session six
Mahmoud Abdellatif
More Related Content
What's hot
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
Trinity Dwarka
Coherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASK
naimish12
TinyOS
TinyOS
Sneha Shodhan
PSK (PHASE SHIFT KEYING )
PSK (PHASE SHIFT KEYING )
vijidhivi
8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing
Amitabh Shukla
Wireless Sensor Networks ppt
Wireless Sensor Networks ppt
Devdutta Chakrabarti
Network Layer Numericals
Network Layer Numericals
Manisha Keim
Lambda design rule
Lambda design rule
Gowri Kishore
Actel fpga
Actel fpga
Anish Gupta
Sequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
Vinoth Loganathan
Verilog hdl
Verilog hdl
Muhammad Uzair Rasheed
DAC-digital to analog converter
DAC-digital to analog converter
Shazid Reaj
Multipliers in VLSI
Multipliers in VLSI
Kiranmai Sony
CMOS Logic Circuits
CMOS Logic Circuits
Marmik Kothari
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
Bharti Airtel Ltd.
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
elprocus
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
Vikas Gupta
Pass Transistor Logic
Pass Transistor Logic
Diwaker Pant
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
ShivangiSingh241
Packaging of vlsi devices
Packaging of vlsi devices
Ashu0711
What's hot
(20)
DIGITAL ELECTRONICS- Logic Gates
DIGITAL ELECTRONICS- Logic Gates
Coherent and Non-coherent detection of ASK, FSK AND QASK
Coherent and Non-coherent detection of ASK, FSK AND QASK
TinyOS
TinyOS
PSK (PHASE SHIFT KEYING )
PSK (PHASE SHIFT KEYING )
8254 timer - Microprocessor and interfacing
8254 timer - Microprocessor and interfacing
Wireless Sensor Networks ppt
Wireless Sensor Networks ppt
Network Layer Numericals
Network Layer Numericals
Lambda design rule
Lambda design rule
Actel fpga
Actel fpga
Sequential circuits in Digital Electronics
Sequential circuits in Digital Electronics
Verilog hdl
Verilog hdl
DAC-digital to analog converter
DAC-digital to analog converter
Multipliers in VLSI
Multipliers in VLSI
CMOS Logic Circuits
CMOS Logic Circuits
Verilog VHDL code Decoder and Encoder
Verilog VHDL code Decoder and Encoder
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Interfacing memory with 8086 microprocessor
Interfacing memory with 8086 microprocessor
Pass Transistor Logic
Pass Transistor Logic
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
DIGITAL COMMUNICATION: ENCODING AND DECODING OF CYCLIC CODE
Packaging of vlsi devices
Packaging of vlsi devices
Viewers also liked
Fsm sequence detector
Fsm sequence detector
lpvasam
Session six
Session six
Mahmoud Abdellatif
Divide by N clock
Divide by N clock
Mantra VLSI
Lecture 2 verilog
Lecture 2 verilog
venravi10
Verilog code
Verilog code
Vijay Kannamalla
8 Bit A L U
8 Bit A L U
stevencollins
Wallace tree multiplier
Wallace tree multiplier
Sudhir Kumar
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Saikiran Panjala
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Rahul Borthakur
VERILOG CODE
VERILOG CODE
Dhaval Kaneria
Introduction to satellite communication
Introduction to satellite communication
Padma Sree
Introduction state machine
Introduction state machine
Shreyans Pathak
Meley & moore
Meley & moore
Arif Siyal
Palestra cheng nutrition
Palestra cheng nutrition
fruticultura
Sweet Couples Lovely Animals Pictures
Sweet Couples Lovely Animals Pictures
Thilini
Mmac power point4-17-15 - copy
Mmac power point4-17-15 - copy
mmacusa2015
A turukott 100tk
A turukott 100tk
Katrin Kisand
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
Stanley Tan
Twig: Friendly Curly Braces Invade Your Templates!
Twig: Friendly Curly Braces Invade Your Templates!
Ryan Weaver
International CES 2012 番外編
International CES 2012 番外編
shugo01
Viewers also liked
(20)
Fsm sequence detector
Fsm sequence detector
Session six
Session six
Divide by N clock
Divide by N clock
Lecture 2 verilog
Lecture 2 verilog
Verilog code
Verilog code
8 Bit A L U
8 Bit A L U
Wallace tree multiplier
Wallace tree multiplier
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
DESIGN AND SIMULATION OF DIFFERENT 8-BIT MULTIPLIERS USING VERILOG CODE BY SA...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
Designing of 8 BIT Arithmetic and Logical Unit and implementing on Xilinx Ver...
VERILOG CODE
VERILOG CODE
Introduction to satellite communication
Introduction to satellite communication
Introduction state machine
Introduction state machine
Meley & moore
Meley & moore
Palestra cheng nutrition
Palestra cheng nutrition
Sweet Couples Lovely Animals Pictures
Sweet Couples Lovely Animals Pictures
Mmac power point4-17-15 - copy
Mmac power point4-17-15 - copy
A turukott 100tk
A turukott 100tk
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
GOD MAKES ALL THINGS BEAUTIFUL IN HIS TIME
Twig: Friendly Curly Braces Invade Your Templates!
Twig: Friendly Curly Braces Invade Your Templates!
International CES 2012 番外編
International CES 2012 番外編
Similar to Sequence detector Verilog Code
Rfid presentation in internet
Rfid presentation in internet
Ali Azarnia
unit 5 (1).pptx
unit 5 (1).pptx
HimansuShekharPradha1
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrc
Huawei Technologies
Probabilistic Power Analysis
Probabilistic Power Analysis
GargiKhanna1
LOC_LOS.pdf
LOC_LOS.pdf
MayaTarsadiaIndustri
Design limitations and its effect in the performance of ZC1-DPLL
Design limitations and its effect in the performance of ZC1-DPLL
IDES Editor
Lecture123
Lecture123
benjoshpp
Errror Detection and Correction
Errror Detection and Correction
Mahesh Kumar Attri
Lecture 5
Lecture 5
Mahesh Kumar Attri
VHDL PROGRAMS FEW EXAMPLES
VHDL PROGRAMS FEW EXAMPLES
karthik kadava
Lecture 20
Lecture 20
Sehrish Rafiq
ATPG of reversible circuits
ATPG of reversible circuits
Rahul Krishnamurthy
vhdll.docx
vhdll.docx
NguynTinDng35
digital system design using verilog Module 5 ppt.pptx
digital system design using verilog Module 5 ppt.pptx
ssuser6d9a04
DES Simplified
DES Simplified
Shiraz316
334 recitation3-sdes
334 recitation3-sdes
Benny SmKr
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
Ravikiran A
logic project report with coversheet
logic project report with coversheet
Bruno Diaz
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
SantoshDeshmukh36
Chapter 5.3
Chapter 5.3
sotlsoc
Similar to Sequence detector Verilog Code
(20)
Rfid presentation in internet
Rfid presentation in internet
unit 5 (1).pptx
unit 5 (1).pptx
Error control, parity check, check sum, vrc
Error control, parity check, check sum, vrc
Probabilistic Power Analysis
Probabilistic Power Analysis
LOC_LOS.pdf
LOC_LOS.pdf
Design limitations and its effect in the performance of ZC1-DPLL
Design limitations and its effect in the performance of ZC1-DPLL
Lecture123
Lecture123
Errror Detection and Correction
Errror Detection and Correction
Lecture 5
Lecture 5
VHDL PROGRAMS FEW EXAMPLES
VHDL PROGRAMS FEW EXAMPLES
Lecture 20
Lecture 20
ATPG of reversible circuits
ATPG of reversible circuits
vhdll.docx
vhdll.docx
digital system design using verilog Module 5 ppt.pptx
digital system design using verilog Module 5 ppt.pptx
DES Simplified
DES Simplified
334 recitation3-sdes
334 recitation3-sdes
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
DSP Lab Manual (10ECL57) - VTU Syllabus (KSSEM)
logic project report with coversheet
logic project report with coversheet
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
3CA949D5-0399-46AE-8A97-F01C8599B2DA.pdf
Chapter 5.3
Chapter 5.3
More from Bharti Airtel Ltd.
Resume Shyamveer
Resume Shyamveer
Bharti Airtel Ltd.
BHEL Final Report
BHEL Final Report
Bharti Airtel Ltd.
BHEL PPT
BHEL PPT
Bharti Airtel Ltd.
Amplitude modulated-systmes
Amplitude modulated-systmes
Bharti Airtel Ltd.
Amplitude modulated-systems
Amplitude modulated-systems
Bharti Airtel Ltd.
Mcq5 ac-fet-amplifiers
Mcq5 ac-fet-amplifiers
Bharti Airtel Ltd.
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Bharti Airtel Ltd.
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Bharti Airtel Ltd.
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Bharti Airtel Ltd.
Mcq4 ac-operational-amplifiers
Mcq4 ac-operational-amplifiers
Bharti Airtel Ltd.
Logic gates-notesdc-iii
Logic gates-notesdc-iii
Bharti Airtel Ltd.
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Bharti Airtel Ltd.
B bjt-characteristics
B bjt-characteristics
Bharti Airtel Ltd.
A bjt-operating-modes-configurations
A bjt-operating-modes-configurations
Bharti Airtel Ltd.
Resume shyam final
Resume shyam final
Bharti Airtel Ltd.
Noise detection from the signal matlab code, Signal Diagnosis
Noise detection from the signal matlab code, Signal Diagnosis
Bharti Airtel Ltd.
Divine inspiration
Divine inspiration
Bharti Airtel Ltd.
To designing counters using verilog code
To designing counters using verilog code
Bharti Airtel Ltd.
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
Bharti Airtel Ltd.
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Bharti Airtel Ltd.
More from Bharti Airtel Ltd.
(20)
Resume Shyamveer
Resume Shyamveer
BHEL Final Report
BHEL Final Report
BHEL PPT
BHEL PPT
Amplitude modulated-systmes
Amplitude modulated-systmes
Amplitude modulated-systems
Amplitude modulated-systems
Mcq5 ac-fet-amplifiers
Mcq5 ac-fet-amplifiers
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
Mcq6 ac-mosfet-amplifier
Mcq6 ac-mosfet-amplifier
Mcq4 ac-operational-amplifiers
Mcq4 ac-operational-amplifiers
Logic gates-notesdc-iii
Logic gates-notesdc-iii
C bjt-biasing-and-stabilization
C bjt-biasing-and-stabilization
B bjt-characteristics
B bjt-characteristics
A bjt-operating-modes-configurations
A bjt-operating-modes-configurations
Resume shyam final
Resume shyam final
Noise detection from the signal matlab code, Signal Diagnosis
Noise detection from the signal matlab code, Signal Diagnosis
Divine inspiration
Divine inspiration
To designing counters using verilog code
To designing counters using verilog code
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Multiplexer and De Multiplexer
Verilog VHDL code Parallel adder
Verilog VHDL code Parallel adder
Recently uploaded
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
KurinjimalarL3
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
ranjana rawat
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Dr.Costas Sachpazis
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
ranjana rawat
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
SIVASHANKAR N
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
slot gacor bisa pakai pulsa
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
SIVASHANKAR N
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
hassan khalil
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
rakeshbaidya232001
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
misbanausheenparvam
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
M Maged Hegazy, LLM, MBA, CCP, P3O
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
humanexperienceaaa
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog Converter
AbhinavSharma374939
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
Suhani Kapoor
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
Tsuyoshi Horigome
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
ranjana rawat
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
null - The Open Security Community
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Christo Ananth
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
rehmti665
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Asutosh Ranjan
Recently uploaded
(20)
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(PRIYA) Rajgurunagar Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
(SHREYA) Chakan Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Esc...
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
chaitra-1.pptx fake news detection using machine learning
chaitra-1.pptx fake news detection using machine learning
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
the ladakh protest in leh ladakh 2024 sonam wangchuk.pptx
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog Converter
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
VIP Call Girls Service Kondapur Hyderabad Call +91-8250192130
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
(RIA) Call Girls Bhosari ( 7001035870 ) HI-Fi Pune Escorts Service
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call for Papers - African Journal of Biological Sciences, E-ISSN: 2663-2187, ...
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
Sequence detector Verilog Code
1.
Experiment No: 10 Name: Shyamveer Singh Regno: 11205816 Roll No:B54 Aim: To implement the sequence detector using behavioral modeling. Theory: A sequence detector accepts as input a string of bits: either 0 or 1. Its output goes to 1 when a target sequence has been detected. There are two basic types: overlap and nonoverlap. In an sequence detector that allows overlap, the final bits of one sequence can be the start of another sequence. Our example will be a 11011 sequence detector. It raises an output of 1 when the last 5 binary bits received are 11011. At this point, a detector with overlap will allow the last two 1 bits to serve at the first of a next sequence. By example we show the difference between the two detectors. Suppose an input string 11011011011. Sequence detector state transition diagram: For 1011 module seqdetector(clk,reset,inp,state,z); input clk,reset,inp; output reg [2:0]state; output reg z; parameter s0=2'b00, s1=2'b01, s2=2'b10, s3=2'b11; always@(clk or reset)
2.
if (reset) begin state<=s0; end else case(state) s0:begin if(inp) begin state<=s1; z<=0; end else begin state<=s0; z<=0; end end s1: begin if(inp) begin state<=s2; z<=0; end else begin state<=s0; z<=0; end end s2:begin if(inp) begin state<=s3; z<=0; end else begin state<=s1; z<=0; end end s3:begin if(inp) begin state<=s0; z<=0; end else begin
3.
state<=s1; z<=1; end end endcase endmodule
4.
5.
module seqdetecteor(clk,reset,i,state,z); input clk,reset,i; output state,z; reg state,z; parameter s0=0,s1=1,s2=2,s3=3; always@(posedge clk or posedge reset) if(reset) begin state<=s0; end else case(state) s0:begin if(i) begin state<=s0;
6.
z<=0; end else begin state<=s1; z<=0; end end s1:begin if(i) begin state<=s2; z<=0; end else begin state<=s1; z<=0; end end s2:begin if(i) begin state<=s3; z<=0; end else begin state<=s1; z<=0; end end s3:begin if(i) begin state<=s0; z<=1; end else begin state<=s1;
7.
z<=0; end end endcase endmodule Learning Outcome: After performing this experiment we learn how to detect a particular sequence step wise , we also learn the various commands of Xilines software.
8.
Download now