SlideShare a Scribd company logo
Advanced Computer Architecture
• Parallel Computer Models
• The State of Computing
Modem computers arc equipped with power fill hardware
facilities driven by extensive software packages.
Elements of Modern Computers
Elements of Modern Computers
The hardware, software, and programming
elements of modern computer systems can be
characterized by looking at a variety of factors,
including:
Computing problems
Algorithms and data structures
Hardware resources
Operating systems
System software support
Compiler support
Computing Problems
A modern computer is an integrated system
consisting of machine hardware, an instruction set,
system software, application programs, and user
interfaces.
The use of a computer is driven by real-life problems
demanding cost effective solutions.
For numerical problems in science and technology,
the solutions demand complex mathematical
formulations and intensive integer or floating-point
computations.
For artificial intelligence [Al] problems, the solutions
demand logic inferences and symbolic
manipulations.
Algorithms and Data Structures
Traditional algorithms and data structures are
designed for sequential machines.
New, specialized algorithms and data structures
are needed to exploit the capabilities of parallel
architectures.
These often require interdisciplinary interactions
among theoreticians, experimentalists, and
programmers.
Hardware Resources
Processors, memory, and peripheral devices form
the hardware core of a computer system.
A modem computer system demonstrates its power
through coordinated efforts by hardware
recourses , an operating system, and application
software.
Special hardware interfaces are often built into l-O
devices such as display terminals, workstations.
In addition, software interface programs are
needed. These software interfaces include file
transfer systems, editors, word processors, device
drivers, interrupt handlers, network communication
programs, etc.
Operating System
Operating systems manage the allocation and
deallocation of resources during user program
execution.
UNIX, Mach, and OSF/1 provide support for
multiprocessors and multicomputers
multithreaded kernel functions
virtual memory management
file subsystems
network communication services
An OS plays a significant role in mapping hardware
resources to algorithmic and data structures.
System Software Support
Compilers, assemblers, and loaders are traditional
tools for developing programs in high-level
languages. With the operating system, these tools
determine the bind of resources to applications,
and the effectiveness of this determines the
efficiency of hardware utilization and the system’s
programmability.
Most programmers still employ a sequential mind
set, abetted by a lack of popular parallel software
support.
Software support is needed for the development of
System Software Support
Parallel software can be developed using entirely
new languages designed specifically with parallel
support as its goal, or by using extensions to
existing sequential languages.
New languages have obvious advantages (like
new constructs specifically for parallelism), but
require additional programmer education and
system software.
The most common approach is to extend an
existing language.
Compiler Support
Preprocessors
use existing sequential compilers and specialized
libraries to implement parallel constructs
Precompilers
perform some program flow analysis, dependence
checking, and limited parallel optimzations
Parallelizing Compilers
requires full detection of parallelism in source code, and
transformation of sequential code into parallel constructs
Compiler directives are often inserted into source
code to aid compiler parallelizing efforts
Evolution of Computer Architecture
Over the past decades, Architecture has gone
through evolutional, rather than revolutional
change.
Sustaining features are those that are proven to
improve performance.
Starting with the von Neumann architecture (strictly
sequential), architectures have evolved to include
processing lookahead, parallelism, and pipelining.
Scalar
Sequential Lookahead
I/E Overlap Functional
Parallelism
Multiple
Func. Units
Pipeline
Implicit Vector Explicit Vector
Memory-to-
memory
Register-to-
register
SIMD MIMD
Associative
Processor
Processor
Array
Multicomputer
Mutiprocessor
Architectural
Evolution
System Attributes to Performance
The ideal performance of a computer system demands a
perfect match between machine capability and program
behavior.
Performance depends on
hardware technology
architectural features
efficient resource management
algorithm design
data structures
language efficiency
programmer skill
compiler technology
Performance Indicators
The simplest measure of program performance is
the turnaround time , which includes :
disk and memory accesses
input and output
compilation time
operating system overhead
CPU time
Since I/O and system overhead frequently overlaps
processing by other programs, it is fair to consider
only the CPU time used by a program, and the
user CPU time is the most important factor.
Clock Rate and CPI
CPU is driven by a clock with a constant cycle time
τ (usually measured in nanoseconds).
The inverse of the cycle time is the clock rate (f
= 1/τ, measured in megahertz).
The size of a program is determined by its
instruction count, Ic , the number of machine
instructions to be executed by the program.
Different machine instructions require different
numbers of clock cycles to execute. CPI (cycles
per instruction) is thus an important parameter.
Average CPI
It is easy to determine the average number of
cycles per instruction for a particular processor if
we know the frequency of occurrence of each
instruction type.
Of course, any estimate is valid only for a specific
set of programs (which defines the instruction mix),
and then only if there are sufficiently large number
of instructions.
In general, the term CPI is used with respect to a
particular instruction set and a given program mix.
Performance Factors (1)
The time required to execute a program containing
Ic instructions is just T = Ic × CPI × τ.
Each instruction must be fetched from memory,
decoded, then operands fetched from memory, the
instruction executed, and the results stored.
The time required to access memory is called the
memory cycle time, which is usually k times the
processor cycle time τ. The value of k depends on
the memory technology and the processor-memory
interconnection scheme.
Performance Factors (2)
The processor cycles required for each instruction
(CPI) can be attributed to
cycles needed for instruction decode and execution (p),
and
cycles needed for memory references (m × k).
The total time needed to execute a program can
then be rewritten as T = Ic × (p + m × k)× τ.
System Attributes
The five performance factors (Ic , p, m, k, τ) are
influenced by four system attributes:
instruction-set architecture (affects Ic and p)
compiler technology (affects Ic and p and m)
CPU implementation and control (affects p × τ)
cache and memory hierarchy (affects memory access
latency, k × τ)
Total CPU time can be used as a basis in
estimating the execution rate of a processor.
MIPS Rate
If C is the total number of clock cycles needed to
execute a given program, then total CPU time can
be estimated as T = C × τ = C / f.
Other relationships are easily observed:
CPI = C / Ic
T =Ic × CPI × τ
T =Ic × CPI / f
Processor speed is often measured in terms of
millions of instructions per second, frequently
called the MIPS rate of the processor.
MIPS Rate
101010 66
×
×
=
×
=
×
=
C
If
CPI
f
T
I
rateMIPS cc
The MIPS rate is directly proportional to the clock
rate and inversely proportion to the CPI.
All four system attributes (instruction set, compiler,
processor, and memory technologies) affect the
MIPS rate, which varies also from program to
program.
Throughput Rate
The number of programs a system can execute per
unit time, Ws , in programs per second.
CPU throughput, Wp, is defined as
CPII
f
W
c
p
×
=
In a multiprogrammed system, the system
throughput is often less than the CPU throughput.
Example 1. VAX/780 and IBM RS/6000
The instruction count on the RS/6000 is 1.5 times
that of the code on the VAX.
Average CPI on the VAX is assumed to be 5.
Average CPI on the RS/6000 is assumed to 1.39.
VAX has typical CISC architecture.
RS/6000 has typical RISC architecture.
Machine Clock Performance CPU Time
VAX 11/780 5 MHz 1 MIPS 12x seconds
IBM RS/6000 25 MHz 18 MIPS x seconds
Programming Environments
Programmability depends on the programming
environment provided to the users.
Conventional computers are used in a sequential
programming environment with tools developed for
a uniprocessor computer.
Parallel computers need parallel tools that allow
specification or easy detection of parallelism and
operating systems that can perform parallel
scheduling of concurrent events, shared memory
allocation, and shared peripheral and
communication links.
Implicit Parallelism
Use a conventional language (like C, Fortran, Lisp,
or Pascal) to write the program.
Use a parallelizing compiler to translate the source
code into parallel code.
The compiler must detect parallelism and assign
target machine resources.
Success relies heavily on the quality of the
compiler.
Kuck (U. of Illinois) and Kennedy (Rice U.) used
this approach.
Explicit Parallelism
Programmer write explicit parallel code using
parallel dialects of common languages.
Compiler has reduced need to detect parallelism,
but must still preserve existing parallelism and
assign target machine resources.
Seitz (Cal Tech) and Daly (MIT) used this
approach.
Needed Software Tools
Parallel extensions of conventional high-level
languages.
Integrated environments to provide
different levels of program abstraction
validation, testing and debugging
performance prediction and monitoring
visualization support to aid program development,
performance measurement
graphics display and animation of computational results

More Related Content

What's hot

Advanced computer architecture unit 5
Advanced computer architecture  unit 5Advanced computer architecture  unit 5
Advanced computer architecture unit 5
Kunal Bangar
 
Dynamic interconnection networks
Dynamic interconnection networksDynamic interconnection networks
Dynamic interconnection networks
Prasenjit Dey
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
AshokRachapalli1
 
Lecture 1 introduction to parallel and distributed computing
Lecture 1   introduction to parallel and distributed computingLecture 1   introduction to parallel and distributed computing
Lecture 1 introduction to parallel and distributed computing
Vajira Thambawita
 
Feng’s classification
Feng’s classificationFeng’s classification
Feng’s classification
Narayan Kandel
 
System interconnect architecture
System interconnect architectureSystem interconnect architecture
System interconnect architecture
Gagan Kumar
 
Introduction to Parallel and Distributed Computing
Introduction to Parallel and Distributed ComputingIntroduction to Parallel and Distributed Computing
Introduction to Parallel and Distributed Computing
Sayed Chhattan Shah
 
Lecture 6.1
Lecture  6.1Lecture  6.1
Lecture 6.1Mr SMAK
 
Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection Network
Ali A Jalil
 
Parallel programming model, language and compiler in ACA.
Parallel programming model, language and compiler in ACA.Parallel programming model, language and compiler in ACA.
Parallel programming model, language and compiler in ACA.
MITS Gwalior
 
Free Space Management, Efficiency & Performance, Recovery and NFS
Free Space Management, Efficiency & Performance, Recovery and NFSFree Space Management, Efficiency & Performance, Recovery and NFS
Free Space Management, Efficiency & Performance, Recovery and NFS
United International University
 
Chapter 3 pc
Chapter 3 pcChapter 3 pc
Chapter 3 pc
Hanif Durad
 
Architectural Development Tracks
Architectural Development TracksArchitectural Development Tracks
Architectural Development Tracks
ANJALIG10
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
Aneesh Raveendran
 
Statistical Software Quality Assurance.pptx
Statistical Software Quality Assurance.pptxStatistical Software Quality Assurance.pptx
Statistical Software Quality Assurance.pptx
KarthigaiSelviS3
 
Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design
LogsAk
 
Lecture 3 parallel programming platforms
Lecture 3   parallel programming platformsLecture 3   parallel programming platforms
Lecture 3 parallel programming platforms
Vajira Thambawita
 
Mac protocols for ad hoc wireless networks
Mac protocols for ad hoc wireless networks Mac protocols for ad hoc wireless networks
Mac protocols for ad hoc wireless networks
Divya Tiwari
 

What's hot (20)

Advanced computer architecture unit 5
Advanced computer architecture  unit 5Advanced computer architecture  unit 5
Advanced computer architecture unit 5
 
Parallel Algorithms
Parallel AlgorithmsParallel Algorithms
Parallel Algorithms
 
Dynamic interconnection networks
Dynamic interconnection networksDynamic interconnection networks
Dynamic interconnection networks
 
Pipeline
PipelinePipeline
Pipeline
 
Computer Organization and Architecture.pptx
Computer Organization and Architecture.pptxComputer Organization and Architecture.pptx
Computer Organization and Architecture.pptx
 
Lecture 1 introduction to parallel and distributed computing
Lecture 1   introduction to parallel and distributed computingLecture 1   introduction to parallel and distributed computing
Lecture 1 introduction to parallel and distributed computing
 
Feng’s classification
Feng’s classificationFeng’s classification
Feng’s classification
 
System interconnect architecture
System interconnect architectureSystem interconnect architecture
System interconnect architecture
 
Introduction to Parallel and Distributed Computing
Introduction to Parallel and Distributed ComputingIntroduction to Parallel and Distributed Computing
Introduction to Parallel and Distributed Computing
 
Lecture 6.1
Lecture  6.1Lecture  6.1
Lecture 6.1
 
Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection Network
 
Parallel programming model, language and compiler in ACA.
Parallel programming model, language and compiler in ACA.Parallel programming model, language and compiler in ACA.
Parallel programming model, language and compiler in ACA.
 
Free Space Management, Efficiency & Performance, Recovery and NFS
Free Space Management, Efficiency & Performance, Recovery and NFSFree Space Management, Efficiency & Performance, Recovery and NFS
Free Space Management, Efficiency & Performance, Recovery and NFS
 
Chapter 3 pc
Chapter 3 pcChapter 3 pc
Chapter 3 pc
 
Architectural Development Tracks
Architectural Development TracksArchitectural Development Tracks
Architectural Development Tracks
 
Branch prediction
Branch predictionBranch prediction
Branch prediction
 
Statistical Software Quality Assurance.pptx
Statistical Software Quality Assurance.pptxStatistical Software Quality Assurance.pptx
Statistical Software Quality Assurance.pptx
 
Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design Principal Sources of Optimization in compiler design
Principal Sources of Optimization in compiler design
 
Lecture 3 parallel programming platforms
Lecture 3   parallel programming platformsLecture 3   parallel programming platforms
Lecture 3 parallel programming platforms
 
Mac protocols for ad hoc wireless networks
Mac protocols for ad hoc wireless networks Mac protocols for ad hoc wireless networks
Mac protocols for ad hoc wireless networks
 

Similar to Evaluation of morden computer & system attributes in ACA

Aca module 1
Aca module 1Aca module 1
Aca module 1
Avinash_N Rao
 
Multicore_Architecture Book.pdf
Multicore_Architecture Book.pdfMulticore_Architecture Book.pdf
Multicore_Architecture Book.pdf
SwatantraPrakash5
 
An introduction to digital signal processors 1
An introduction to digital signal processors 1An introduction to digital signal processors 1
An introduction to digital signal processors 1
Hossam Hassan
 
Spr ch-01
Spr ch-01Spr ch-01
Spr ch-01
Vasim Pathan
 
Parallel Computing - Lec 6
Parallel Computing - Lec 6Parallel Computing - Lec 6
Parallel Computing - Lec 6
Shah Zaib
 
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaabms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
arshadahmedkkp
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)charize
 
Chapter 1.pptx
Chapter 1.pptxChapter 1.pptx
Chapter 1.pptx
MdSabbirAhmedEkhon
 
Computer architecture short note (version 8)
Computer architecture short note (version 8)Computer architecture short note (version 8)
Computer architecture short note (version 8)
Nimmi Weeraddana
 
CA UNIT I PPT.ppt
CA UNIT I PPT.pptCA UNIT I PPT.ppt
CA UNIT I PPT.ppt
RAJESH S
 
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
KRamasamy2
 
ERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdfERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdf
VinothkumarUruman1
 
chapter2.pptx
chapter2.pptxchapter2.pptx
chapter2.pptx
PardhisCreation
 
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
VAISHNAVI MADHAN
 
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIESEFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
cscpconf
 
isa architecture
isa architectureisa architecture
isa architecture
AJAL A J
 

Similar to Evaluation of morden computer & system attributes in ACA (20)

Aca module 1
Aca module 1Aca module 1
Aca module 1
 
Multicore_Architecture Book.pdf
Multicore_Architecture Book.pdfMulticore_Architecture Book.pdf
Multicore_Architecture Book.pdf
 
An introduction to digital signal processors 1
An introduction to digital signal processors 1An introduction to digital signal processors 1
An introduction to digital signal processors 1
 
Spr ch-01
Spr ch-01Spr ch-01
Spr ch-01
 
cxpbroch
cxpbrochcxpbroch
cxpbroch
 
CSC204PPTNOTES
CSC204PPTNOTESCSC204PPTNOTES
CSC204PPTNOTES
 
Parallel Computing - Lec 6
Parallel Computing - Lec 6Parallel Computing - Lec 6
Parallel Computing - Lec 6
 
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaabms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
bms_complete_co_ppt.aaaaaaaaaaaaaaaaaaaaa
 
Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)Ass#1 ramirez.cv (cs3112 os)
Ass#1 ramirez.cv (cs3112 os)
 
Chapter 1.pptx
Chapter 1.pptxChapter 1.pptx
Chapter 1.pptx
 
Computer architecture short note (version 8)
Computer architecture short note (version 8)Computer architecture short note (version 8)
Computer architecture short note (version 8)
 
Ch1
Ch1Ch1
Ch1
 
Ch1
Ch1Ch1
Ch1
 
CA UNIT I PPT.ppt
CA UNIT I PPT.pptCA UNIT I PPT.ppt
CA UNIT I PPT.ppt
 
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
 
ERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdfERTS_Unit 1_PPT.pdf
ERTS_Unit 1_PPT.pdf
 
chapter2.pptx
chapter2.pptxchapter2.pptx
chapter2.pptx
 
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
Floating Point Operations , Memory Chip Organization , Serial Bus Architectur...
 
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIESEFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
EFFECTIVE EMBEDDED SYSTEMS SOFTWARE DESIGN METHODOLOGIES
 
isa architecture
isa architectureisa architecture
isa architecture
 

Recently uploaded

DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
FluxPrime1
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
Kamal Acharya
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
Kamal Acharya
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Teleport Manpower Consultant
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
MuhammadTufail242431
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
TeeVichai
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
PrashantGoswami42
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
seandesed
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
Kamal Acharya
 

Recently uploaded (20)

DESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docxDESIGN A COTTON SEED SEPARATION MACHINE.docx
DESIGN A COTTON SEED SEPARATION MACHINE.docx
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
Standard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - NeometrixStandard Reomte Control Interface - Neometrix
Standard Reomte Control Interface - Neometrix
 
Vaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdfVaccine management system project report documentation..pdf
Vaccine management system project report documentation..pdf
 
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang,  ICLR 2024, MLILAB, KAIST AI.pdfJ.Yang,  ICLR 2024, MLILAB, KAIST AI.pdf
J.Yang, ICLR 2024, MLILAB, KAIST AI.pdf
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
 
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdfTop 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
Top 10 Oil and Gas Projects in Saudi Arabia 2024.pdf
 
Halogenation process of chemical process industries
Halogenation process of chemical process industriesHalogenation process of chemical process industries
Halogenation process of chemical process industries
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
Railway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdfRailway Signalling Principles Edition 3.pdf
Railway Signalling Principles Edition 3.pdf
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.Quality defects in TMT Bars, Possible causes and Potential Solutions.
Quality defects in TMT Bars, Possible causes and Potential Solutions.
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
Architectural Portfolio Sean Lockwood
Architectural Portfolio Sean LockwoodArchitectural Portfolio Sean Lockwood
Architectural Portfolio Sean Lockwood
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Event Management System Vb Net Project Report.pdf
Event Management System Vb Net  Project Report.pdfEvent Management System Vb Net  Project Report.pdf
Event Management System Vb Net Project Report.pdf
 

Evaluation of morden computer & system attributes in ACA

  • 1. Advanced Computer Architecture • Parallel Computer Models • The State of Computing
  • 2. Modem computers arc equipped with power fill hardware facilities driven by extensive software packages. Elements of Modern Computers
  • 3. Elements of Modern Computers The hardware, software, and programming elements of modern computer systems can be characterized by looking at a variety of factors, including: Computing problems Algorithms and data structures Hardware resources Operating systems System software support Compiler support
  • 4.
  • 5. Computing Problems A modern computer is an integrated system consisting of machine hardware, an instruction set, system software, application programs, and user interfaces. The use of a computer is driven by real-life problems demanding cost effective solutions. For numerical problems in science and technology, the solutions demand complex mathematical formulations and intensive integer or floating-point computations. For artificial intelligence [Al] problems, the solutions demand logic inferences and symbolic manipulations.
  • 6. Algorithms and Data Structures Traditional algorithms and data structures are designed for sequential machines. New, specialized algorithms and data structures are needed to exploit the capabilities of parallel architectures. These often require interdisciplinary interactions among theoreticians, experimentalists, and programmers.
  • 7. Hardware Resources Processors, memory, and peripheral devices form the hardware core of a computer system. A modem computer system demonstrates its power through coordinated efforts by hardware recourses , an operating system, and application software. Special hardware interfaces are often built into l-O devices such as display terminals, workstations. In addition, software interface programs are needed. These software interfaces include file transfer systems, editors, word processors, device drivers, interrupt handlers, network communication programs, etc.
  • 8. Operating System Operating systems manage the allocation and deallocation of resources during user program execution. UNIX, Mach, and OSF/1 provide support for multiprocessors and multicomputers multithreaded kernel functions virtual memory management file subsystems network communication services An OS plays a significant role in mapping hardware resources to algorithmic and data structures.
  • 9. System Software Support Compilers, assemblers, and loaders are traditional tools for developing programs in high-level languages. With the operating system, these tools determine the bind of resources to applications, and the effectiveness of this determines the efficiency of hardware utilization and the system’s programmability. Most programmers still employ a sequential mind set, abetted by a lack of popular parallel software support. Software support is needed for the development of
  • 10. System Software Support Parallel software can be developed using entirely new languages designed specifically with parallel support as its goal, or by using extensions to existing sequential languages. New languages have obvious advantages (like new constructs specifically for parallelism), but require additional programmer education and system software. The most common approach is to extend an existing language.
  • 11. Compiler Support Preprocessors use existing sequential compilers and specialized libraries to implement parallel constructs Precompilers perform some program flow analysis, dependence checking, and limited parallel optimzations Parallelizing Compilers requires full detection of parallelism in source code, and transformation of sequential code into parallel constructs Compiler directives are often inserted into source code to aid compiler parallelizing efforts
  • 12. Evolution of Computer Architecture Over the past decades, Architecture has gone through evolutional, rather than revolutional change. Sustaining features are those that are proven to improve performance. Starting with the von Neumann architecture (strictly sequential), architectures have evolved to include processing lookahead, parallelism, and pipelining.
  • 13. Scalar Sequential Lookahead I/E Overlap Functional Parallelism Multiple Func. Units Pipeline Implicit Vector Explicit Vector Memory-to- memory Register-to- register SIMD MIMD Associative Processor Processor Array Multicomputer Mutiprocessor Architectural Evolution
  • 14. System Attributes to Performance The ideal performance of a computer system demands a perfect match between machine capability and program behavior. Performance depends on hardware technology architectural features efficient resource management algorithm design data structures language efficiency programmer skill compiler technology
  • 15. Performance Indicators The simplest measure of program performance is the turnaround time , which includes : disk and memory accesses input and output compilation time operating system overhead CPU time Since I/O and system overhead frequently overlaps processing by other programs, it is fair to consider only the CPU time used by a program, and the user CPU time is the most important factor.
  • 16. Clock Rate and CPI CPU is driven by a clock with a constant cycle time τ (usually measured in nanoseconds). The inverse of the cycle time is the clock rate (f = 1/τ, measured in megahertz). The size of a program is determined by its instruction count, Ic , the number of machine instructions to be executed by the program. Different machine instructions require different numbers of clock cycles to execute. CPI (cycles per instruction) is thus an important parameter.
  • 17. Average CPI It is easy to determine the average number of cycles per instruction for a particular processor if we know the frequency of occurrence of each instruction type. Of course, any estimate is valid only for a specific set of programs (which defines the instruction mix), and then only if there are sufficiently large number of instructions. In general, the term CPI is used with respect to a particular instruction set and a given program mix.
  • 18. Performance Factors (1) The time required to execute a program containing Ic instructions is just T = Ic × CPI × τ. Each instruction must be fetched from memory, decoded, then operands fetched from memory, the instruction executed, and the results stored. The time required to access memory is called the memory cycle time, which is usually k times the processor cycle time τ. The value of k depends on the memory technology and the processor-memory interconnection scheme.
  • 19. Performance Factors (2) The processor cycles required for each instruction (CPI) can be attributed to cycles needed for instruction decode and execution (p), and cycles needed for memory references (m × k). The total time needed to execute a program can then be rewritten as T = Ic × (p + m × k)× τ.
  • 20. System Attributes The five performance factors (Ic , p, m, k, τ) are influenced by four system attributes: instruction-set architecture (affects Ic and p) compiler technology (affects Ic and p and m) CPU implementation and control (affects p × τ) cache and memory hierarchy (affects memory access latency, k × τ) Total CPU time can be used as a basis in estimating the execution rate of a processor.
  • 21. MIPS Rate If C is the total number of clock cycles needed to execute a given program, then total CPU time can be estimated as T = C × τ = C / f. Other relationships are easily observed: CPI = C / Ic T =Ic × CPI × τ T =Ic × CPI / f Processor speed is often measured in terms of millions of instructions per second, frequently called the MIPS rate of the processor.
  • 22. MIPS Rate 101010 66 × × = × = × = C If CPI f T I rateMIPS cc The MIPS rate is directly proportional to the clock rate and inversely proportion to the CPI. All four system attributes (instruction set, compiler, processor, and memory technologies) affect the MIPS rate, which varies also from program to program.
  • 23. Throughput Rate The number of programs a system can execute per unit time, Ws , in programs per second. CPU throughput, Wp, is defined as CPII f W c p × = In a multiprogrammed system, the system throughput is often less than the CPU throughput.
  • 24. Example 1. VAX/780 and IBM RS/6000 The instruction count on the RS/6000 is 1.5 times that of the code on the VAX. Average CPI on the VAX is assumed to be 5. Average CPI on the RS/6000 is assumed to 1.39. VAX has typical CISC architecture. RS/6000 has typical RISC architecture. Machine Clock Performance CPU Time VAX 11/780 5 MHz 1 MIPS 12x seconds IBM RS/6000 25 MHz 18 MIPS x seconds
  • 25. Programming Environments Programmability depends on the programming environment provided to the users. Conventional computers are used in a sequential programming environment with tools developed for a uniprocessor computer. Parallel computers need parallel tools that allow specification or easy detection of parallelism and operating systems that can perform parallel scheduling of concurrent events, shared memory allocation, and shared peripheral and communication links.
  • 26. Implicit Parallelism Use a conventional language (like C, Fortran, Lisp, or Pascal) to write the program. Use a parallelizing compiler to translate the source code into parallel code. The compiler must detect parallelism and assign target machine resources. Success relies heavily on the quality of the compiler. Kuck (U. of Illinois) and Kennedy (Rice U.) used this approach.
  • 27. Explicit Parallelism Programmer write explicit parallel code using parallel dialects of common languages. Compiler has reduced need to detect parallelism, but must still preserve existing parallelism and assign target machine resources. Seitz (Cal Tech) and Daly (MIT) used this approach.
  • 28. Needed Software Tools Parallel extensions of conventional high-level languages. Integrated environments to provide different levels of program abstraction validation, testing and debugging performance prediction and monitoring visualization support to aid program development, performance measurement graphics display and animation of computational results