The Advanced Microcontroller Bus Architecture (AMBA) widely used as the on-chip bus in System-on-a-chip (SoC) designs. The important aspect of a SoC is not only which components or blocks it houses, but also how they are interconnected. AMBA is a solution for the blocks to interface with each other. The biggest challenge in SoC design is in validating and testing the system. AHB Bus Tracer is a significant infrastructure that is needed to monitor the on chip-bus signals, which is vital for debugging and performance analysis and also optimizing the SOC. Basically on chip signals are difficult to observe since they are deeply embedded in a SoC and no sufficient I/O pins are required to access those signals. Therefore, we embed a bus tracer in SoC to capture the bus signals and store them. The AMBA AHB should be used to which are high bandwidth and require the high performance of a pipelined bus interface. Performance can be improved at high-frequency operation. Performance is independent of the mark-space ratio of the clock. No special considerations are required for automatic test insertion. Our aim in this project is to Design the AHB- protocol with bus tracer. For real-time tracing, we should reduce the trace size as much as possible without reducing the original data.SYS-HMRBT supports tracing after/before an event triggering, named post-triggering trace/pre-triggering trace, respectively. SYS-HMRBT runs at 500 MHz and costs 42 K gates in TSMC 0.13- m technology, indicating that it is capable of real time tracing and is very small in modern SoCs.The experimental results show that trace compression ratio reduced by 96.32%. Finally this approach was designed successfully along with MODEL SIM and synthesis using Xilinx ISE. The SoC can be verified in field-programmable gate array.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
FPGA Implementation of Viterbi Decoder using Hybrid Trace Back and Register E...ijsrd.com
Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameters in today’s wireless technology. In this paper, a high speed feed forward viterbi decoder has been designed using hybrid track back and register exchange architecture and embedded BRAM of target FPGA. The proposed viterbi decoder has been designed with Matlab, simulated with Xilinx ISE 8.1i Tool, synthesized with Xilinx Synthesis Tool (XST), and implemented on Xilinx Virtex4 based xc4vlx15 FPGA device. The results show that the proposed design can operate at an estimated frequency of 107.7 MHz by consuming considerably less resources on target device to provide cost effective solution for wireless applications.
Design And Verification of AMBA APB ProtocolIJERA Editor
Advanced microcontroller bus architecture (AMBA) is a well established open specification for the proper management of functional blocks comprising system-on-chips (SOCs). A Memory Controller is designed to cater to this problem. This design presents an intellectual property (IP) for inter-Advanced peripheral bus (APB) protocol. The Memory Controller is a digital circuit which manages the flow of data going to and from the main memory. It can be a separate chip or can be integrated into the system chipset. This paper revolves around building an Advanced Microcontroller Bus Architecture (AMBA) compliant Memory Controller as an Advanced High-performance Bus (AHB) slave. The work involved is of APB Protocol and its slave Verification. The whole design is captured using VHDL, simulated with ModelSim and configured to a FPGA target device belonging to the Virtex4 family using Xilinx.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
IMPLEMENTATION OF A NEW IR-UWB SYSTEM BASED ON M-OAM MODULATION ON FPGA COMPO...ijwmn
This paper presents the implementation of an Impulse Radio Ultra Wide Band (IR-UWB) communication
system based on Orthogonal Amplitude Modulation (OAM) on the FPGA board (Field Programmable Gate
Array). The Orthogonal Amplitude Modulation is a new modulation technique that provides a high data
rate transmission, using the orthogonal waveforms named MGF (ModifiedGegenbaeur Function). In this
work, the FPGA card and the converters DAC(Digital-to-Analog Converter) and ADC (Analog to Digital
Converter) are considered to perform the implementation. The system is running in the simulation field and
in the real system on the hardware equipment.The obtained results show that the implementation of UWBOAM
system on FPGA board is running well andprovide a high - real time computations system.
IMPLEMENTATION OF A NEW IR-UWB SYSTEM BASED ON M-OAM MODULATION ON FPGA COMPO...ijwmn
This paper presents the implementation ofan Impulse Radio Ultra Wide Band (IR-UWB) communication system based on Orthogonal Amplitude Modulation (OAM) on the FPGA board (Field Programmable Gate Array). The Orthogonal Amplitude Modulationis a new modulation technique that provides a high data rate transmission, using the orthogonal waveforms named MGF (ModifiedGegenbaeur Function).In this work, the FPGA card and the converters DAC(Digital-to-Analog Converter) and ADC (Analog to Digital Converter) are considered to perform the implementation. The system is running in the simulation field
andin the real system on the hardware equipment.The obtained results show that the implementation of UWB-OAM system on FPGA board is running well andprovide a high - real time computations system.
Design and Implementation of AMBA ASB apb bridgeManu BN
This document summarizes the implementation of an AMBA ASB APB bridge using Verilog HDL. It describes the key components modeled: an arbiter to determine bus access, a decoder to select bus slaves, the APB bridge interface between the ASB and APB, a reset controller, and a remap and pause controller. Finite state machines are used to control the operation of the arbiter, decoder, APB bridge, and reset controller. The bridge allows higher performance blocks like processors to connect to the ASB while lower performance peripherals connect to the lower power APB.
Compared the performance of several branch predictor types with different RAS configurations and Branch Target Buffer configurations for three individual benchmarks namely GCC,GO and ANAGRAM using the SIMPLESCALAR simulator. Cycles per instruction(CPI),Address rate and Direction rate were the parameters used to compare and draw conclusions.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
FPGA Implementation of Viterbi Decoder using Hybrid Trace Back and Register E...ijsrd.com
Error correction is an integral part of any communication system and for this purpose, the convolution codes are widely used as forward error correction codes. For decoding of convolution codes, at the receiver end Viterbi Decoder is being employed. The parameters of Viterbi algorithm can be changed to suit a specific application. The high speed and small area are two important design parameters in today’s wireless technology. In this paper, a high speed feed forward viterbi decoder has been designed using hybrid track back and register exchange architecture and embedded BRAM of target FPGA. The proposed viterbi decoder has been designed with Matlab, simulated with Xilinx ISE 8.1i Tool, synthesized with Xilinx Synthesis Tool (XST), and implemented on Xilinx Virtex4 based xc4vlx15 FPGA device. The results show that the proposed design can operate at an estimated frequency of 107.7 MHz by consuming considerably less resources on target device to provide cost effective solution for wireless applications.
Design And Verification of AMBA APB ProtocolIJERA Editor
Advanced microcontroller bus architecture (AMBA) is a well established open specification for the proper management of functional blocks comprising system-on-chips (SOCs). A Memory Controller is designed to cater to this problem. This design presents an intellectual property (IP) for inter-Advanced peripheral bus (APB) protocol. The Memory Controller is a digital circuit which manages the flow of data going to and from the main memory. It can be a separate chip or can be integrated into the system chipset. This paper revolves around building an Advanced Microcontroller Bus Architecture (AMBA) compliant Memory Controller as an Advanced High-performance Bus (AHB) slave. The work involved is of APB Protocol and its slave Verification. The whole design is captured using VHDL, simulated with ModelSim and configured to a FPGA target device belonging to the Virtex4 family using Xilinx.
IOSR Journal of Electronics and Communication Engineering(IOSR-JECE) is an open access international journal that provides rapid publication (within a month) of articles in all areas of electronics and communication engineering and its applications. The journal welcomes publications of high quality papers on theoretical developments and practical applications in electronics and communication engineering. Original research papers, state-of-the-art reviews, and high quality technical notes are invited for publications.
IMPLEMENTATION OF A NEW IR-UWB SYSTEM BASED ON M-OAM MODULATION ON FPGA COMPO...ijwmn
This paper presents the implementation of an Impulse Radio Ultra Wide Band (IR-UWB) communication
system based on Orthogonal Amplitude Modulation (OAM) on the FPGA board (Field Programmable Gate
Array). The Orthogonal Amplitude Modulation is a new modulation technique that provides a high data
rate transmission, using the orthogonal waveforms named MGF (ModifiedGegenbaeur Function). In this
work, the FPGA card and the converters DAC(Digital-to-Analog Converter) and ADC (Analog to Digital
Converter) are considered to perform the implementation. The system is running in the simulation field and
in the real system on the hardware equipment.The obtained results show that the implementation of UWBOAM
system on FPGA board is running well andprovide a high - real time computations system.
IMPLEMENTATION OF A NEW IR-UWB SYSTEM BASED ON M-OAM MODULATION ON FPGA COMPO...ijwmn
This paper presents the implementation ofan Impulse Radio Ultra Wide Band (IR-UWB) communication system based on Orthogonal Amplitude Modulation (OAM) on the FPGA board (Field Programmable Gate Array). The Orthogonal Amplitude Modulationis a new modulation technique that provides a high data rate transmission, using the orthogonal waveforms named MGF (ModifiedGegenbaeur Function).In this work, the FPGA card and the converters DAC(Digital-to-Analog Converter) and ADC (Analog to Digital Converter) are considered to perform the implementation. The system is running in the simulation field
andin the real system on the hardware equipment.The obtained results show that the implementation of UWB-OAM system on FPGA board is running well andprovide a high - real time computations system.
Design and Implementation of AMBA ASB apb bridgeManu BN
This document summarizes the implementation of an AMBA ASB APB bridge using Verilog HDL. It describes the key components modeled: an arbiter to determine bus access, a decoder to select bus slaves, the APB bridge interface between the ASB and APB, a reset controller, and a remap and pause controller. Finite state machines are used to control the operation of the arbiter, decoder, APB bridge, and reset controller. The bridge allows higher performance blocks like processors to connect to the ASB while lower performance peripherals connect to the lower power APB.
Compared the performance of several branch predictor types with different RAS configurations and Branch Target Buffer configurations for three individual benchmarks namely GCC,GO and ANAGRAM using the SIMPLESCALAR simulator. Cycles per instruction(CPI),Address rate and Direction rate were the parameters used to compare and draw conclusions.
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
This document describes the design of a 32-bit RISC CPU for convolution operations. The CPU uses a uniform 32-bit instruction format and operates in a single cycle without pipelining. It has a load/store architecture with 8 general purpose 32-bit registers and performs arithmetic and logical operations on the registers but not memory. The CPU includes a program counter, ALU, register file, instruction decoder, and clock control unit. It is designed for low power and high speed processing of convolution which is widely used in signal and image processing applications.
This document describes an FPGA-based design and implementation of an orthogonal frequency division multiplexing (OFDM) transceiver module using VHDL. The key components developed include a serial-to-parallel converter, 4-QAM modulator, 64-point IFFT using a radix-4 butterfly structure, FFT, 4-QAM demodulator, and parallel-to-serial converter. The design utilizes CORDIC algorithms instead of multipliers to improve resource usage. The OFDM transceiver core was implemented and tested on a Xilinx Spartan-3AN FPGA using a loopback configuration.
The document discusses Profibus, a fieldbus communication system. It provides details on:
- Profibus applications in manufacturing, building, and process automation. Nearly 1 million Profibus applications are operational.
- The master-slave communication method where the master controls media access by giving transmission rights to slave devices.
- The token passing method for coordination between active master devices by passing a token between them to control media access.
- Profibus uses 11-bit coding for each data byte and has four main data frame formats for transmitting messages between masters and slaves.
- Defined the specifications and designed an architecture of the MSDAP chip that performs convolution of two signals in least possible area & power.
- Implemented a RTL model of the MSDAP chip which consists of a Controller, ALU, Memories and Serial communication Unit.
- Synthesized the design in Synopsys Design Vision and functionality was verified using the Modelsim
- Final physical design was generated using the IC Compiler.
Research Inventy : International Journal of Engineering and Science is publis...researchinventy
This document summarizes various methods that have been proposed for implementing 16-QAM (Quadrature Amplitude Modulation) in FPGAs (Field Programmable Gate Arrays). It reviews architectures for carrier synchronization, equalization, and digital up/down conversion. The document then proposes a new system generator-based 16-QAM transmitter model that considers issues like symbol mapping, interpolation filtering, and up-conversion to an intermediate frequency. Simulation results demonstrating the transmitter constellation and resource usage on an FPGA are also presented.
Computer Vision for Traffic Sign Recognitionthevijayps
This document discusses a project to develop a system for traffic sign recognition using computer vision. The system aims to detect and recognize traffic signs independently of variations in appearance, perspective, lighting, and partial occlusions. The objectives are outlined as making the system invariant to these factors and able to provide information on visibility, condition, and placement of signs. An approach is presented involving video segmentation, color-based and shape-based detection methods. MATLAB is identified as a tool for image processing tasks like reading, displaying, and compressing images. Algorithms and pseudo-code are discussed for tasks like video segmentation and image compression. The conclusion states that the algorithm can generalize to other object recognition and considers difficulties of outdoor environments.
UNIT-II CPLD & FPGA Architectures and ApplicationsDr.YNM
This document provides an overview of Xilinx programmable gate array (PGA) architecture and its components. The key components are configurable logic blocks (CLBs) that contain programmable combinational logic and flip-flops, input/output blocks (IOBs) that provide interfaces, and a programmable interconnect that allows any two points to be connected. The architecture uses these components along with an external memory chip to implement user logic functions by loading a configuration onto the chip.
The document discusses CPU architecture types and organization. It covers the following key points in 3 sentences:
The CPU consists of 3 main components - the control unit, the arithmetic logic unit (ALU), and registers. Early CPUs were accumulator-based while modern CPUs use a register-based design with multiple registers to allow for shorter programs with limited instructions. CPU organization also includes register organization, data paths, stack organization using a stack pointer register, instruction formats, and various addressing modes to access operands in memory or registers.
Segment registers hold segment addresses and are used for memory addressing. The CS, DS, ES, FS, GS registers hold the code, data, and extra segments. The SS register holds the stack segment. The flag register indicates results of operations through flags like carry, zero, and overflow. It is used by conditional instructions.
IRJET-Error Detection and Correction using Turbo CodesIRJET Journal
This document summarizes a research paper on using turbo codes for error detection and correction. It discusses:
1) Turbo codes use parallel convolutional encoders separated by an interleaver to achieve near-Shannon limit performance with forward error correction. The encoding and decoding of text and images is described.
2) Decoding is done iteratively using maximum log-map or log-map algorithms to calculate reliability metrics and soft outputs for error correction.
3) The encoding process involves two recursive systematic convolutional encoders with an interleaver between. Decoding is also iterative and uses log-map type algorithms to calculate branch metrics and state metrics to output soft decisions.
SDH (Synchronous Digital Hierarchy) is a standard technology for synchronous data transmission that provides faster and less expensive network interconnection than traditional PDH (Plesiochronous Digital Hierarchy) equipment. PDH uses asynchronous multiplexing which means low rate signals cannot be directly added or dropped from high rate signals, requiring multi-stage addition and dropping. PDH also lacked universal standards for electrical and optical interfaces and had limited overhead bytes for network management functions. SDH was developed to address these disadvantages of PDH through synchronous multiplexing and a standardized frame structure and network management system.
Energy Efficient Bit Extension Type Accelerator Chip for Detection AlgorithmsIJERA Editor
This paper presents an energy efficient bit extension type accelerator chip that targets decoding tasks of MIMO(Multiple input multiple output) - orthogonal frequency-division multiplexing (OFDM) systems. The work is motivated by the adoption of MIMO and OFDM by almost all existing and emerging high-speed wireless data communication systems. MIMO is an antenna technology for wireless communications in which multiple antennas are used at both the source (transmitter) and the destination (receiver). MIMO decoder or sometimes called MIMO equalizer detects or decodes or recovers the transmitted signals from multiple antennas. MIMO decoding process for a certain application is hard and time consuming. This motivates the need for a programmable accelerator block to implement the MIMO decoder task as fast and easy application. In this paper proposing a new pipeline architecture in arithmetic units inside the processing core of accelerator chip. The proposed architecture can perform with higher frequency with the help of pipeline structure and also improving the speed of operation of rotation unit with a new arithmetic rotation unit instead of native CORDIC algorithm. This proposed architecture helps to reduce dynamic power consumption. The accelerator is an ideal solution for today’s smart phones that implement multiple MIMO-OFDM waveforms on the same platform.
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONSDr.YNM
voltage circuits from the programming voltage.
This document discusses different types of programming technologies used in field programmable gate arrays (FPGAs). It describes SRAM-based programming technology, which is the most commonly used technology due to its re-programmability and use of standard CMOS processes. Flash programming technology and anti-fuse programming technology are also discussed. Each technology has advantages and disadvantages related to factors like area efficiency, volatility, re-programmability, and process requirements. The document provides detailed information on how each technology works at a circuit level.
PIC32MX5XX/6XX/7XX USB, CAN and Ethernet 32-Bit Flash MicrocontrollersPremier Farnell
The document provides an overview of Microchip's PIC32MX5XX/6XX/7XX 32-bit flash microcontrollers. It describes the MCU's core features such as its 80MHz MIPS processor, USB 2.0 and Ethernet interfaces. It also summarizes the device's memory organization, interrupt controller, prefetch cache, DMA and various peripherals including ADC, UART, CAN and more. The 18-page document provides block diagrams and descriptions of the features to help familiarize users with the microcontroller family.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Modified Distributive Arithmetic Based DWT-IDWT Processor Design and FPGA Imp...IOSR Journals
1) The document describes a modified distributive arithmetic based discrete wavelet transform (DWT) processor architecture and its FPGA implementation for image compression.
2) The proposed architecture uses four lookup tables to store pre-computed partial products of filter coefficients, achieving a latency of 44 clock cycles and throughput of 4 clock cycles.
3) A software reference model is developed in Matlab to analyze the performance of various wavelets for image compression using the distributive arithmetic based DWT approach. The input image is resized and decomposed into sub-bands using DWT and reconstructed using IDWT.
The document discusses different communication infrastructures (CIs) like point-to-point, bus, and Network-on-Chip (NoC). It then proposes an approach that has a fixed part and reconfigurable slots that can be configured with computational or CI modules at runtime to adapt the CI. The approach can adapt to different CIs and is demonstrated with a complete example. Future work includes exploring the sizes of the fixed part, slots, and CIs.
The document contains multiple choice questions related to microprocessors and microcontrollers. It covers topics like 8085 architecture, 8051 architecture, 8051 registers and SFRs, addressing modes, 8086 assembly language instructions, and their operation. Some questions test understanding of interrupt priorities, I/O addressing, stack operations, arithmetic and logical instructions on 8-bit and 16-bit processors.
This document describes a proposed multiresolution on-chip bus tracer architecture for system-on-chip debugging. The bus tracer uses different levels of abstraction and compression techniques to monitor AMBA AHB bus signals at varying levels of detail while maximizing trace memory usage. It supports dynamically changing the trace resolution in real-time. The bus tracer architecture includes modules for event generation, signal abstraction, compression, and trace packing. Signal abstraction filters and groups signals, while compression techniques like branch/target filtering, dictionary compression, differencing, and slicing are used to reduce trace size. The goal is to provide flexible and efficient on-chip bus tracing capabilities to aid SoC debugging.
IRJET - Analysis of Different Arbitration Algorithms for Amba Ahb Bus Protoco...IRJET Journal
This document analyzes and compares different arbitration algorithms for the Advanced Microcontroller Bus Architecture (AMBA) Advanced High-Performance Bus (AHB) protocol used in System on Chip (SoC) designs. It describes the AMBA specification and AHB bus. It then examines three arbitration algorithms - static fixed priority, round robin, and modified round robin. Simulation results show the modified round robin algorithm provides the fastest response time to bus requests while using more logic than the other methods. Overall, the modified round robin algorithm is concluded to be the most efficient approach for handling multiple concurrent bus requests in terms of speed and performance.
IJERD (www.ijerd.com) International Journal of Engineering Research and Devel...IJERD Editor
This document describes the design of a 32-bit RISC CPU for convolution operations. The CPU uses a uniform 32-bit instruction format and operates in a single cycle without pipelining. It has a load/store architecture with 8 general purpose 32-bit registers and performs arithmetic and logical operations on the registers but not memory. The CPU includes a program counter, ALU, register file, instruction decoder, and clock control unit. It is designed for low power and high speed processing of convolution which is widely used in signal and image processing applications.
This document describes an FPGA-based design and implementation of an orthogonal frequency division multiplexing (OFDM) transceiver module using VHDL. The key components developed include a serial-to-parallel converter, 4-QAM modulator, 64-point IFFT using a radix-4 butterfly structure, FFT, 4-QAM demodulator, and parallel-to-serial converter. The design utilizes CORDIC algorithms instead of multipliers to improve resource usage. The OFDM transceiver core was implemented and tested on a Xilinx Spartan-3AN FPGA using a loopback configuration.
The document discusses Profibus, a fieldbus communication system. It provides details on:
- Profibus applications in manufacturing, building, and process automation. Nearly 1 million Profibus applications are operational.
- The master-slave communication method where the master controls media access by giving transmission rights to slave devices.
- The token passing method for coordination between active master devices by passing a token between them to control media access.
- Profibus uses 11-bit coding for each data byte and has four main data frame formats for transmitting messages between masters and slaves.
- Defined the specifications and designed an architecture of the MSDAP chip that performs convolution of two signals in least possible area & power.
- Implemented a RTL model of the MSDAP chip which consists of a Controller, ALU, Memories and Serial communication Unit.
- Synthesized the design in Synopsys Design Vision and functionality was verified using the Modelsim
- Final physical design was generated using the IC Compiler.
Research Inventy : International Journal of Engineering and Science is publis...researchinventy
This document summarizes various methods that have been proposed for implementing 16-QAM (Quadrature Amplitude Modulation) in FPGAs (Field Programmable Gate Arrays). It reviews architectures for carrier synchronization, equalization, and digital up/down conversion. The document then proposes a new system generator-based 16-QAM transmitter model that considers issues like symbol mapping, interpolation filtering, and up-conversion to an intermediate frequency. Simulation results demonstrating the transmitter constellation and resource usage on an FPGA are also presented.
Computer Vision for Traffic Sign Recognitionthevijayps
This document discusses a project to develop a system for traffic sign recognition using computer vision. The system aims to detect and recognize traffic signs independently of variations in appearance, perspective, lighting, and partial occlusions. The objectives are outlined as making the system invariant to these factors and able to provide information on visibility, condition, and placement of signs. An approach is presented involving video segmentation, color-based and shape-based detection methods. MATLAB is identified as a tool for image processing tasks like reading, displaying, and compressing images. Algorithms and pseudo-code are discussed for tasks like video segmentation and image compression. The conclusion states that the algorithm can generalize to other object recognition and considers difficulties of outdoor environments.
UNIT-II CPLD & FPGA Architectures and ApplicationsDr.YNM
This document provides an overview of Xilinx programmable gate array (PGA) architecture and its components. The key components are configurable logic blocks (CLBs) that contain programmable combinational logic and flip-flops, input/output blocks (IOBs) that provide interfaces, and a programmable interconnect that allows any two points to be connected. The architecture uses these components along with an external memory chip to implement user logic functions by loading a configuration onto the chip.
The document discusses CPU architecture types and organization. It covers the following key points in 3 sentences:
The CPU consists of 3 main components - the control unit, the arithmetic logic unit (ALU), and registers. Early CPUs were accumulator-based while modern CPUs use a register-based design with multiple registers to allow for shorter programs with limited instructions. CPU organization also includes register organization, data paths, stack organization using a stack pointer register, instruction formats, and various addressing modes to access operands in memory or registers.
Segment registers hold segment addresses and are used for memory addressing. The CS, DS, ES, FS, GS registers hold the code, data, and extra segments. The SS register holds the stack segment. The flag register indicates results of operations through flags like carry, zero, and overflow. It is used by conditional instructions.
IRJET-Error Detection and Correction using Turbo CodesIRJET Journal
This document summarizes a research paper on using turbo codes for error detection and correction. It discusses:
1) Turbo codes use parallel convolutional encoders separated by an interleaver to achieve near-Shannon limit performance with forward error correction. The encoding and decoding of text and images is described.
2) Decoding is done iteratively using maximum log-map or log-map algorithms to calculate reliability metrics and soft outputs for error correction.
3) The encoding process involves two recursive systematic convolutional encoders with an interleaver between. Decoding is also iterative and uses log-map type algorithms to calculate branch metrics and state metrics to output soft decisions.
SDH (Synchronous Digital Hierarchy) is a standard technology for synchronous data transmission that provides faster and less expensive network interconnection than traditional PDH (Plesiochronous Digital Hierarchy) equipment. PDH uses asynchronous multiplexing which means low rate signals cannot be directly added or dropped from high rate signals, requiring multi-stage addition and dropping. PDH also lacked universal standards for electrical and optical interfaces and had limited overhead bytes for network management functions. SDH was developed to address these disadvantages of PDH through synchronous multiplexing and a standardized frame structure and network management system.
Energy Efficient Bit Extension Type Accelerator Chip for Detection AlgorithmsIJERA Editor
This paper presents an energy efficient bit extension type accelerator chip that targets decoding tasks of MIMO(Multiple input multiple output) - orthogonal frequency-division multiplexing (OFDM) systems. The work is motivated by the adoption of MIMO and OFDM by almost all existing and emerging high-speed wireless data communication systems. MIMO is an antenna technology for wireless communications in which multiple antennas are used at both the source (transmitter) and the destination (receiver). MIMO decoder or sometimes called MIMO equalizer detects or decodes or recovers the transmitted signals from multiple antennas. MIMO decoding process for a certain application is hard and time consuming. This motivates the need for a programmable accelerator block to implement the MIMO decoder task as fast and easy application. In this paper proposing a new pipeline architecture in arithmetic units inside the processing core of accelerator chip. The proposed architecture can perform with higher frequency with the help of pipeline structure and also improving the speed of operation of rotation unit with a new arithmetic rotation unit instead of native CORDIC algorithm. This proposed architecture helps to reduce dynamic power consumption. The accelerator is an ideal solution for today’s smart phones that implement multiple MIMO-OFDM waveforms on the same platform.
UNIT-III CASE STUDIES -FPGA & CPGA ARCHITECTURES APPLICATIONSDr.YNM
voltage circuits from the programming voltage.
This document discusses different types of programming technologies used in field programmable gate arrays (FPGAs). It describes SRAM-based programming technology, which is the most commonly used technology due to its re-programmability and use of standard CMOS processes. Flash programming technology and anti-fuse programming technology are also discussed. Each technology has advantages and disadvantages related to factors like area efficiency, volatility, re-programmability, and process requirements. The document provides detailed information on how each technology works at a circuit level.
PIC32MX5XX/6XX/7XX USB, CAN and Ethernet 32-Bit Flash MicrocontrollersPremier Farnell
The document provides an overview of Microchip's PIC32MX5XX/6XX/7XX 32-bit flash microcontrollers. It describes the MCU's core features such as its 80MHz MIPS processor, USB 2.0 and Ethernet interfaces. It also summarizes the device's memory organization, interrupt controller, prefetch cache, DMA and various peripherals including ADC, UART, CAN and more. The 18-page document provides block diagrams and descriptions of the features to help familiarize users with the microcontroller family.
International Journal of Engineering Research and Development (IJERD)IJERD Editor
journal publishing, how to publish research paper, Call For research paper, international journal, publishing a paper, IJERD, journal of science and technology, how to get a research paper published, publishing a paper, publishing of journal, publishing of research paper, reserach and review articles, IJERD Journal, How to publish your research paper, publish research paper, open access engineering journal, Engineering journal, Mathemetics journal, Physics journal, Chemistry journal, Computer Engineering, Computer Science journal, how to submit your paper, peer reviw journal, indexed journal, reserach and review articles, engineering journal, www.ijerd.com, research journals,
yahoo journals, bing journals, International Journal of Engineering Research and Development, google journals, hard copy of journal
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
Modified Distributive Arithmetic Based DWT-IDWT Processor Design and FPGA Imp...IOSR Journals
1) The document describes a modified distributive arithmetic based discrete wavelet transform (DWT) processor architecture and its FPGA implementation for image compression.
2) The proposed architecture uses four lookup tables to store pre-computed partial products of filter coefficients, achieving a latency of 44 clock cycles and throughput of 4 clock cycles.
3) A software reference model is developed in Matlab to analyze the performance of various wavelets for image compression using the distributive arithmetic based DWT approach. The input image is resized and decomposed into sub-bands using DWT and reconstructed using IDWT.
The document discusses different communication infrastructures (CIs) like point-to-point, bus, and Network-on-Chip (NoC). It then proposes an approach that has a fixed part and reconfigurable slots that can be configured with computational or CI modules at runtime to adapt the CI. The approach can adapt to different CIs and is demonstrated with a complete example. Future work includes exploring the sizes of the fixed part, slots, and CIs.
The document contains multiple choice questions related to microprocessors and microcontrollers. It covers topics like 8085 architecture, 8051 architecture, 8051 registers and SFRs, addressing modes, 8086 assembly language instructions, and their operation. Some questions test understanding of interrupt priorities, I/O addressing, stack operations, arithmetic and logical instructions on 8-bit and 16-bit processors.
This document describes a proposed multiresolution on-chip bus tracer architecture for system-on-chip debugging. The bus tracer uses different levels of abstraction and compression techniques to monitor AMBA AHB bus signals at varying levels of detail while maximizing trace memory usage. It supports dynamically changing the trace resolution in real-time. The bus tracer architecture includes modules for event generation, signal abstraction, compression, and trace packing. Signal abstraction filters and groups signals, while compression techniques like branch/target filtering, dictionary compression, differencing, and slicing are used to reduce trace size. The goal is to provide flexible and efficient on-chip bus tracing capabilities to aid SoC debugging.
IRJET - Analysis of Different Arbitration Algorithms for Amba Ahb Bus Protoco...IRJET Journal
This document analyzes and compares different arbitration algorithms for the Advanced Microcontroller Bus Architecture (AMBA) Advanced High-Performance Bus (AHB) protocol used in System on Chip (SoC) designs. It describes the AMBA specification and AHB bus. It then examines three arbitration algorithms - static fixed priority, round robin, and modified round robin. Simulation results show the modified round robin algorithm provides the fastest response time to bus requests while using more logic than the other methods. Overall, the modified round robin algorithm is concluded to be the most efficient approach for handling multiple concurrent bus requests in terms of speed and performance.
This document summarizes the approval of a seminar titled "Implementation of Advance High performance Bus using verilog" presented by Nirav Desai for the degree of Master of Technology. It lists the examiners and is signed by the supervisor, head of department, and includes the date and place.
The next sections include a declaration signed by Nirav Desai about original work and adherence to academic honesty. An acknowledgment section thanks the seminar guide and head of department for their support and guidance.
The abstract provides a high-level overview, stating that the purpose is to propose a scheme to implement an AMBA bus protocol specification using Verilog. It will cover bus basics, AMBA bus
IRJET- Performance Verification of Amba Multi-Master AHB Bus using System...IRJET Journal
This document describes the design and verification of an AMBA multi-master AHB bus using SystemVerilog. It begins with an abstract that outlines the goal of verifying an AMBA AHB bus with single and multiple masters and slaves. It then provides details on the AMBA AHB bus protocol and discusses the design which includes modules for the master, slave, decoder and multiplexer. It also describes the UVM verification methodology used and measuring the performance latency of the bus and baud rate of a USART peripheral. Simulation results showing the multi-master multi-slave design operation and measured latency and baud rates are also presented before concluding the AMBA AHB bus provides better performance than APB.
IRJET - Design of AMBA based AHB2APB Protocol for Efficient Utilization of AH...IRJET Journal
This document describes the design and implementation of an AHB2APB bridge to efficiently connect the Advanced High-performance Bus (AHB) and Advanced Peripheral Bus (APB) in an AMBA-based system on chip (SoC) design. The AHB2APB bridge interfaces the two buses by buffering addresses and controlling the flow of data and control signals between the AHB and APB. Behavioral simulations were performed to verify the functionality of the bridge during single read/write, burst read/write, and back-to-back operations. The results indicate the bridge efficiently implements the AHB to APB protocol with low resource utilization on an Artix-7 FPGA board.
Area Efficient VHDL implementation of AHB arbiter IPIRJET Journal
This document presents the design and implementation of an area efficient AHB arbiter IP core in VHDL. The proposed arbiter can handle bus requests from 16 masters and grant access to the bus using a round-robin priority scheme. It was synthesized using Xilinx tools and achieved a maximum frequency of 319.519MHz while utilizing 1273 slices, representing a 5.5% improvement in area over previous designs. The arbiter supports features required by the AMBA specification such as split transactions and error handling. Simulation results confirmed the correct arbitration behavior and priority shifting between multiple concurrent requests.
A Proficient Recognition Method for ML-AHB Bus MatrixIRJET Journal
The document describes a proposed method for a flexible arbiter for an ML-AHB bus matrix that can support three priority policies: fixed priority, round robin, and dynamic priority. The proposed self-annoyed arbiter can select the appropriate arbitration method based on priority level notifications and transfer length requests from masters to maximize overall performance. It reduces area overhead and increases throughput compared to other arbitration schemes.
The document is an acknowledgement by the authors expressing gratitude to their guide Mr. Ratnesh S. Sengar and Mr. Saurabh Mishra for their guidance and support in successfully completing their project. It thanks them for their valuable suggestions, inspiration, and help throughout all stages of the project. The authors also acknowledge exchanging ideas with various other people.
This document discusses the design of an asynchronous Viterbi decoder using a bundled data protocol to reduce power consumption. Viterbi decoders are commonly used in wireless communications and other applications, but synchronous implementations consume significant power due to global clock distribution. The proposed asynchronous design uses local handshaking signals between blocks rather than a global clock. It employs a 4-phase bundled data protocol to communicate data between units like the branch metric unit, add-compare-select unit, and survivor path memory unit. The goal is to optimize these power-intensive units and achieve lower power operation through an asynchronous, clock-free design approach compared to traditional synchronous Viterbi decoders.
The document provides an overview of the architecture and features of the TMS320C6713 digital signal processor. It describes the central processing unit, internal memory, general purpose register files, functional units, and peripheral options. The document is a user manual that contains multiple chapters, with each chapter providing examples and explanations of different aspects of the C6713 architecture and software development for the processor.
Design and FPGA Implementation of AMBA APB Bridge with Clock Skew Minimizatio...IOSRJVSP
The Advanced Microcontroller Bus Architecture (AMBA) is used as the on-chip bus in system-onchip (SoC) designs. APB is low bandwidth and low performance bus used to affix the peripherals like UART, Keypad, Timer and other segment equipment’s to the bus architecture. The aim of this paper is to design and implement AMBA APB (Advanced Microcontroller Bus Architecture - Advanced Peripheral Bus) Bridge with efficient deployment of system resources. Clock is a major concern in designing of any digital sequential system. Clock skew is introduced when the difference is generated between the arrival times of clock signal. One of the approaches to minimize clock skew is ripple counter. The three bit down ripple counter approach used. APB Bridge with clock skew minimization technique is implemented in the paper using Verilog HDL. For the simulation purpose, Vivado Design Suite ISim has been used. For the synthesization purpose and design utilization summary Vivado Integrated Design Environment (IDE)
Design and verification environment for amba axi protocol for soc integrationeSAT Publishing House
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
Design & Simulation of RISC Processor using Hyper Pipelining TechniqueIOSR Journals
This Hyper pipelining technique is different to the pipelining of instruction decoding known from
RISC processors. The point is that we can use hyper pipelining on top of any sequential logic, for example a
RISC processor, independent of its underlying functionality. The RISC processor with pipelined instruction set
decoding can automatically be hyper pipelined to generate CMF individual RISC processors. Hyper pipelining
implements additional register and can use register balancing for fine grain timing optimizations. The method
hyper pipelining is also called “C-slow Retiming”. The main benefit is the multiplication of the core's
functionality by only implementing registers. This is a great advantage for ASICs but obviously very attractive
for FPGAs with their already existing registers
Bus Data Acquisition and Remote Monitoring System Using Gsm & CanIOSR Journals
This document describes the design of a bus data acquisition and remote monitoring system using GSM and CAN networks. The system uses wireless data acquisition units connected to sensors to acquire signals wirelessly. The data is transmitted to a receiver unit using Zigbee wireless transmission. The receiver unit then sends the data to a remote monitoring service center using GSM. The system implements CAN networks within the bus to connect electronic control units and allow communication between nodes. The goal is to remotely monitor and control bus systems from an off-site location.
1. The document discusses the design of a low-cost multiprocessing platform for packet processing using network processors. It analyzes the performance bottlenecks of traditional architectures and proposes an optimized instruction set.
2. The analysis profiles common routing algorithms to identify key instructions affecting performance. Load, move, and shift instructions were found to greatly impact speed.
3. Based on this, the authors developed a multiprocessing platform on an FPGA with four simple RISC cores and an optimized instruction set. This bottom-up approach aims to optimize memory usage and lower clock speeds for reduced power consumption.
Performance evaluation of bandwidth optimization algorithm (boa) in atm networkEditor Jacotech
domains: none of them are suitable, alone, for the wide range of traffic services expected in ATM-based networks. Therefore, some integration of these basic schemes should be considered. In this paper, we propose a new traffic control algorithm, called the Bandwidth optimization Algorithm (BOA). BOA is a multi-level control algorithm that attempts to optimally manage network resources and perform traffic control among a wide range of traffic services in ATM-based networks. The basic objective of BOA is to meet the quality of service requirements for different traffic sources, while making the best possible use of network bandwidth. In addition. BOA attempts to minimize network congestion in a preventive way.
Overview of signal integrity simulation for sfp+ interface serial links with ...Conference Papers
The document discusses signal integrity simulation for high-speed SFP+ serial links. It begins with an overview of the challenges of high-speed transmission and the need for simulation. It then covers:
1) The IBIS-AMI model structure and configuration options for simulating transmitters and receivers.
2) The simulation setup created in ADS to optimize equalization settings for a specific SFP+ interface design.
3) The results of simulations at 10.3125Gbps and 16Gbps, showing larger eye openings at the lower data rate.
4) Additional transmitter simulation results, indicating better eye openings when optimizing de-emphasis levels and voltage amplitudes.
This document proposes a reverse encoding algorithm to address issues with data loss when compressing on-chip bus traces stored in a circular buffer.
Traditional forward encoding compression results in lost data when the initial uncompressed values are overwritten in the circular buffer. The proposed reverse encoding sets the newest data as uncompressed and encodes all preceding data in reference to the newest. This prevents data loss even when the buffer wraps around.
The algorithm is applied to common compression techniques and demonstrated on an on-chip bus architecture with Wishbone interfaces. Hardware is designed in VHDL and simulated, showing the approach supports both forward and backward tracing with efficient buffer usage and good compression ratios.
DESIGN AND ANALYSIS OF A 32-BIT PIPELINED MIPS RISC PROCESSORVLSICS Design
Pipelining is a technique that exploits parallelism, among the instructions in a sequential instruction stream
to get increased throughput, and it lessens the total time to complete the work. . The major objective of this
architecture is to design a low power high performance structure which fulfils all the requirements of the
design. The critical factors like power, frequency, area, propagation delay are analysed using Spartan 3E
XC3E 1600e device with Xilinx tool.
Design and Analysis of A 32-bit Pipelined MIPS Risc ProcessorVLSICS Design
The document describes the design and analysis of a 32-bit pipelined MIPS RISC processor. A 6-stage pipeline is implemented, consisting of instruction fetch, instruction decode, register read, memory access, execute, and write back stages. Various low power and high speed techniques are used, including power gating and deeper pipelining. The processor is implemented on a Spartan 3E FPGA and analyzed using Xilinx tools. Simulation results show the pipeline consumes low power of 0.129W and achieves a high frequency of 285.583MHz.
Similar to An On-Chip Bus Tracer Analyzer With Amba AHB For Real Time Tracing With Lossless Data Compression For SOC (20)
artificial intelligence and data science contents.pptxGauravCar
What is artificial intelligence? Artificial intelligence is the ability of a computer or computer-controlled robot to perform tasks that are commonly associated with the intellectual processes characteristic of humans, such as the ability to reason.
› ...
Artificial intelligence (AI) | Definitio
Discover the latest insights on Data Driven Maintenance with our comprehensive webinar presentation. Learn about traditional maintenance challenges, the right approach to utilizing data, and the benefits of adopting a Data Driven Maintenance strategy. Explore real-world examples, industry best practices, and innovative solutions like FMECA and the D3M model. This presentation, led by expert Jules Oudmans, is essential for asset owners looking to optimize their maintenance processes and leverage digital technologies for improved efficiency and performance. Download now to stay ahead in the evolving maintenance landscape.
Software Engineering and Project Management - Introduction, Modeling Concepts...Prakhyath Rai
Introduction, Modeling Concepts and Class Modeling: What is Object orientation? What is OO development? OO Themes; Evidence for usefulness of OO development; OO modeling history. Modeling
as Design technique: Modeling, abstraction, The Three models. Class Modeling: Object and Class Concept, Link and associations concepts, Generalization and Inheritance, A sample class model, Navigation of class models, and UML diagrams
Building the Analysis Models: Requirement Analysis, Analysis Model Approaches, Data modeling Concepts, Object Oriented Analysis, Scenario-Based Modeling, Flow-Oriented Modeling, class Based Modeling, Creating a Behavioral Model.
Rainfall intensity duration frequency curve statistical analysis and modeling...bijceesjournal
Using data from 41 years in Patna’ India’ the study’s goal is to analyze the trends of how often it rains on a weekly, seasonal, and annual basis (1981−2020). First, utilizing the intensity-duration-frequency (IDF) curve and the relationship by statistically analyzing rainfall’ the historical rainfall data set for Patna’ India’ during a 41 year period (1981−2020), was evaluated for its quality. Changes in the hydrologic cycle as a result of increased greenhouse gas emissions are expected to induce variations in the intensity, length, and frequency of precipitation events. One strategy to lessen vulnerability is to quantify probable changes and adapt to them. Techniques such as log-normal, normal, and Gumbel are used (EV-I). Distributions were created with durations of 1, 2, 3, 6, and 24 h and return times of 2, 5, 10, 25, and 100 years. There were also mathematical correlations discovered between rainfall and recurrence interval.
Findings: Based on findings, the Gumbel approach produced the highest intensity values, whereas the other approaches produced values that were close to each other. The data indicates that 461.9 mm of rain fell during the monsoon season’s 301st week. However, it was found that the 29th week had the greatest average rainfall, 92.6 mm. With 952.6 mm on average, the monsoon season saw the highest rainfall. Calculations revealed that the yearly rainfall averaged 1171.1 mm. Using Weibull’s method, the study was subsequently expanded to examine rainfall distribution at different recurrence intervals of 2, 5, 10, and 25 years. Rainfall and recurrence interval mathematical correlations were also developed. Further regression analysis revealed that short wave irrigation, wind direction, wind speed, pressure, relative humidity, and temperature all had a substantial influence on rainfall.
Originality and value: The results of the rainfall IDF curves can provide useful information to policymakers in making appropriate decisions in managing and minimizing floods in the study area.
Applications of artificial Intelligence in Mechanical Engineering.pdfAtif Razi
Historically, mechanical engineering has relied heavily on human expertise and empirical methods to solve complex problems. With the introduction of computer-aided design (CAD) and finite element analysis (FEA), the field took its first steps towards digitization. These tools allowed engineers to simulate and analyze mechanical systems with greater accuracy and efficiency. However, the sheer volume of data generated by modern engineering systems and the increasing complexity of these systems have necessitated more advanced analytical tools, paving the way for AI.
AI offers the capability to process vast amounts of data, identify patterns, and make predictions with a level of speed and accuracy unattainable by traditional methods. This has profound implications for mechanical engineering, enabling more efficient design processes, predictive maintenance strategies, and optimized manufacturing operations. AI-driven tools can learn from historical data, adapt to new information, and continuously improve their performance, making them invaluable in tackling the multifaceted challenges of modern mechanical engineering.
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...IJECEIAES
Climate change's impact on the planet forced the United Nations and governments to promote green energies and electric transportation. The deployments of photovoltaic (PV) and electric vehicle (EV) systems gained stronger momentum due to their numerous advantages over fossil fuel types. The advantages go beyond sustainability to reach financial support and stability. The work in this paper introduces the hybrid system between PV and EV to support industrial and commercial plants. This paper covers the theoretical framework of the proposed hybrid system including the required equation to complete the cost analysis when PV and EV are present. In addition, the proposed design diagram which sets the priorities and requirements of the system is presented. The proposed approach allows setup to advance their power stability, especially during power outages. The presented information supports researchers and plant owners to complete the necessary analysis while promoting the deployment of clean energy. The result of a case study that represents a dairy milk farmer supports the theoretical works and highlights its advanced benefits to existing plants. The short return on investment of the proposed approach supports the paper's novelty approach for the sustainable electrical system. In addition, the proposed system allows for an isolated power setup without the need for a transmission line which enhances the safety of the electrical network
Batteries -Introduction – Types of Batteries – discharging and charging of battery - characteristics of battery –battery rating- various tests on battery- – Primary battery: silver button cell- Secondary battery :Ni-Cd battery-modern battery: lithium ion battery-maintenance of batteries-choices of batteries for electric vehicle applications.
Fuel Cells: Introduction- importance and classification of fuel cells - description, principle, components, applications of fuel cells: H2-O2 fuel cell, alkaline fuel cell, molten carbonate fuel cell and direct methanol fuel cells.
An On-Chip Bus Tracer Analyzer With Amba AHB For Real Time Tracing With Lossless Data Compression For SOC
1. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 4 | P a g e
An On-Chip Bus Tracer Analyzer With Amba AHB For Real Time Tracing With Lossless Data Compression For SOC KOKA SRIKANTH1, CHANDRA SEKHAR MOKA2 1M. TECH STUDENT (VLSI-SD), SRI VASAVI INSTITUTE OF ENGG. AND TECHNOLOGY, NANDAMURU, JNTUK (A. P.), INDIA. 2M. TECH, ASST.PROF, SRI VASAVI INSTITUTE OF ENGG. AND TECHNOLOGY, NANDAMURU, JNTUK (A. P.), INDIA. Abstract: The Advanced Microcontroller Bus Architecture (AMBA) widely used as the on-chip bus in System-on-a-chip (SoC) designs. The important aspect of a SoC is not only which components or blocks it houses, but also how they are interconnected. AMBA is a solution for the blocks to interface with each other. The biggest challenge in SoC design is in validating and testing the system. AHB Bus Tracer is a significant infrastructure that is needed to monitor the on chip-bus signals, which is vital for debugging and performance analysis and also optimizing the SOC. Basically on chip signals are difficult to observe since they are deeply embedded in a SoC and no sufficient I/O pins are required to access those signals. Therefore, we embed a bus tracer in SoC to capture the bus signals and store them. The AMBA AHB should be used to which are high bandwidth and require the high performance of a pipelined bus interface. Performance can be improved at high-frequency operation. Performance is independent of the mark-space ratio of the clock. No special considerations are required for automatic test insertion. Our aim in this project is to Design the AHB- protocol with bus tracer. For real-time tracing, we should reduce the trace size as much as possible without reducing the original data.SYS-HMRBT supports tracing after/before an event triggering, named post-triggering trace/pre-triggering trace, respectively. SYS-HMRBT runs at 500 MHz and costs 42 K gates in TSMC 0.13- m technology, indicating that it is capable of real time tracing and is very small in modern SoCs.The experimental results show that trace compression ratio reduced by 96.32%. Finally this approach was designed successfully along with MODEL SIM and synthesis using Xilinx ISE. The SoC can be verified in field-programmable gate array.
Keywords: AMBA, AHB Bus Tracer, Real Time Compression, multi-resolution, signal tracing.
I. INTRODUCTION
The Advanced Microcontroller Bus Architecture (AMBA) specification defines an on chip communications standard for designing high- performance embedded microcontrollers. The AHB acts as the high-performance system backbone bus. AHB supports the efficient connection of processors, on-chip memories and off-chip external memory interfaces with low-power peripheral macrocell functions. AHB is also specified to ensure ease of use in an efficient design flow using synthesis and automated test techniques. Fig 1. A Typical AMBA AHB-based System An AMBA AHB design may contain one or more bus masters, typically a system would contain
at least the processor and test interface. However, it would also be common for a Direct Memory Access (DMA) or Digital Signal Processor (DSP) to be included as bus masters.
II. RELATEDWORK
The spirit of a hardware tracer is how to reduce the data using Compression mechanism. There are hardware approaches to compress the trace, which can be divided in lossy and lossless categories. Some appropriate compressing methods have been available for different types and parts of bus signals. Branch/target filtering is one common technique for program address compression. This approach has been used in some commercial processors, such as TriCore and ARM’s Embedded Trace Macrocell.The hardware overhead of these works is small since the filtering mechanism is simple to implement in hardware. However, the effectiveness of these techniques is mainly limited by the average basic block size, which is roughly around four or five instructions per basic block, as reported in and for
RESEARCH ARTICLE OPEN ACCESS
2. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 5 | P a g e
data address and value tracing, the most popular method is used the differential approach based on subtraction. Some researchers have shown that using the differential method can reduce the data address and data values traces by about 40 percent and 14 percent respectively. Besides the address and data bus, there are several control signals on system bus that need to be traced. Some FPGA boards have built-in signal trace tools, such as the Altera Signal Tap and Xilinx Chip- Scope.FS2 AMBA Navigator supports bus clock mode and bus transfer mode to trace bus signals on every clock and bus transfer respectively. Trace buffer stores bus cycles or bus transfers based on local internal memory size. Although these approaches support multiple trace modes such as tracing at cycle by-cycle or at signal transaction, only one mode can use during a tracing process. This paper presents the multi-resolution approach that can use different trace modes during a bus signal tracing process.
III. AMBA BUS TRACE ARCHITECTURE
This section presents the architecture of our bus tracer. Shown in Fig.1 is the bus tracer overview. It mainly contains four parts 1) Event Generation Module 2) Abstraction Module 3) Compression Modules and 4) Packing Module. The Event Generation Module controls the start/stop time, the trace mode, and the trace depth of traces. The signal Abstraction module traces the corresponding AHB signals at proper time according to user configuration. The trace compression module compresses the trace data in accordance with signal characteristics. Finally, in the data packing module, the trace data is arranged compactly for output to the internal on-chip trace memory or external off-chip storage. Fig.2.Multiresolution Bus Tracer Block Diagram
The transaction-level debugging provides software and hardware designers a common abstraction level to diagnose bugs. The abstraction level is in two dimensions timing abstraction and signal abstraction. The timing dimension has two abstraction levels which are the cycle level and transaction level. The cycle level captures the signals at every cycle. The transaction level records the signals only when their value changes.
The signal dimension involves grouping of AHB bus signals into four categories: program address, data address/value, access control signals (ACS), and protocol control signals (PCS). Then, we define three abstraction levels for those signals. The master state level further abstracts the bus state level by only recording the transfer activities of bus masters and ignoring the handshaking activities within transactions. This level also ignores the signals when the bus state is IDLE, WAIT, and BUSY. The BSM is designed based on the AMBA AHB 2.0 protocol to represent the key bus handshaking activities within a transaction. 1. Event Generation Module: The Event Generation Module decides the beginning and ending of a trace and its trace mode. Depending on the combinations of address data and trace depth AHB decides to change the event depending upon its trace granularity and direction. The AHB checks all the events based on AHB protocol checker
32 bits
Address
Address Mask
Data
Data Mask
Control
Control Mask
Trace Depth
Trace Mode( 4bits)
Direction
Enable
AHB Bus
Checker Event
Event Numbers (24 bits)
Event Numbers(21 bits)
[10:0] zeros
2. Abstraction Module: The Abstraction Module monitors the AMBA bus and selects/filters signals based on the abstraction mode. The abstraction mechanism deals with the trace granularity and trace depth.
3. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 6 | P a g e
In abstraction mode we provide five modes in different granularities. They are Mode 1 (full signal, cycle level), Mode 2 (full signal, transaction level), Mode 3(bus state, cycle level), Mode 4 (bus state, transaction level), and Mode 5 (master state, transaction level). Fig.3. timing abstraction level mechanism At Mode 1, the tracer traces all bus signals step by step so the detailed bus activities can be observed. At Mode 2, the tracer traces all signals only when their values are differed. At Mode 3, the tracer uses the Bus State Machine, such as NORMAL, IDLE, ERROR, and so on, to represent bus transfer activities in cycle changing level. Comparing to mode FC designers can observe the bus handshaking states without analyzing the detail signals. At Mode 4, the tracer uses bus state to represent bus transfer activities in transaction level Our bus tracer also supports dynamic mode change (DMC) feature which allows designers to change the trace mode dynamically in real-time. Fig.4.Debugging/monitoring process with dynamic mode change 3. Compression Module: The purpose of Compression Module is to reduce the trace size. It accepts the signals from the abstraction module. To increase the number of levels pipeling stages has been indicated. Using pipeling stage it improves overall capability of the systems Fig.5. Trace Memory Vs Trace size When the on chip trace memory is full, it sends an interrupt to the microprocessor then this processor reads the data from the trace memory and transfers the trace data to off-chip storage through AMBA.
Mode 1 Mode 2 Mode 3 Mode 4
4. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 7 | P a g e
4) Packing Module: The Packing Module is the last phase. It receives the compressed data from the compression module, processes them, and writes them to the trace memory. Fig.5.Concatenation of mode-change packet for abstraction mode switch
IV. AHB Protocol checker (HP checker)
Checker is an external module from where we can trace data other than AHB bus. Fig. 6: Protocol Checker AHB Protocol Checker (HP Checker) architecture contains two main function blocks: Protocol Checker, ERROR Reference. Protocol Checker is the main core of HP Checker, the inputs are all AHB bus signals, and the outputs are ERROR signals and corresponding master and slave IDs. Every rule has its own corresponded bit because every cycle maybe occur more than one error.
HP Checker is a rule-based protocol checker, thus how to establish a set of well-defined rules is very important.
V. EXPERIMENTAL RESULTS
By simulation and synthesis the following results are obtained for each cycle at different abstraction levels. Here Modelsim tool is used in order to simulate the design and Xilinx tool for Synthesis process and the net list generation.
A. Checker Result:-
B. Event Generator Result:-
5. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 8 | P a g e
C. Abstraction Result:-
D. Compression Result:-
E. Packing Result:-
F. Synthesis Result:
We synthesized this code by using XILINX ISE 9.2 verification and implementation of digital logic chips at the Register transfer level (RTL) level of abstraction by using XILINX ISE 9.2 DESIGN SUMMARY RESULT:- Timing Summary:- Minimum period: 5.654ns Minimum input arrival time before clock: 7.141ns Maximum output required time after clock: 6.978ns Maximum combinational path delay: 8.227ns
VI. CONCLUSION
AHB bus is capable of achieving high performance with a maximum frequency of 176.864MHz.The bus traces with 5 modes of resolution and the design is verified for all cases of 5 modes. With the aforementioned features, SYS- HMRBT supports a diverse range of design/debugging/ monitoring activities, including module development, chip integration, hardware/software integration and debugging, system behavior monitoring, system performance/power analysis and optimization, etc. The users are allowed to tradeoff between trace granularities and trace depth
6. KOKA SRIKANTH Int. Journal of Engineering Research and Applications www.ijera.com
ISSN : 2248-9622, Vol. 4, Issue 9( Version 3), September 2014, pp.04-09
www.ijera.com 9 | P a g e
in order to make the most use of the on-chip trace memory or I/O pins. The reason is that this paper optimizes the Ping-Pong architecture by sharing most of the data path.
VII. FUTURE SCOPE
In the future, we would extend this work to more advanced buses/connects such as AXI or OCP. In addition, with its real time abstraction capability, we would like to explore the possibility of bridging our bus tracer with ESL design methodology for advanced hardware/software Procure development/debugging/ monitoring/analysis. REFERENCES
[1.] An On-Chip AHB Bus Fu-Ching Yang, Member, IEEE, Yi-Ting Lin, Chung-Fu Kao, and Ing-Jer Huang IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 4, APRIL 2011
[2.] ARM Ltd., San Jose, CA, ―ARM. AMBA AHB Trace Macrocell (HTM) technical reference manual ARM DDI 0328D, 2007.
[3.] B. Vermeulen, K. Goosen, R. van Steeden, and M. Bennebroek, “Communication- centric SoC debug using transactions,” in Proc. 12th IEEE Eur. Test Symp., May 20– 24, 2007, pp. 69–76.
[4.] ARM Ltd., San Jose, CA, “Embedded trace macro cell architecture specification,” 2006.
[5.] First Silicon Solutions (FS2) Inc., Sunnyvale, CA, “AMBA navigator spec sheet,” 2005.
[6.] B. Tabara and K. Hashmi, “Transaction- level modelling and debug of SoC's,” presented at the IP SoC Conf., France, 2004
[7.] Infineon Technologies, Milipitas, CA, “TC1775 Tri-Core user's manual system units,” 2001.
[8.] E. E. Johnson, J. Ha, and M. B. Zaidi, Lossless trace compression,‖ IEEE Trans. Comput., vol. 50, pp. 158–173, Feb. 2001
[9.] ARM Ltd., San Jose, CA, “AMBA Specification (REV 2.0) ARM IHI0011A,” 1999.
[10.] E. Rotenberg, S. Bennett, and J. E. Smith, “A trace cache micro architecture and evaluation,” IEEE Trans. Comput., vol. 48, no. 1, pp. 111–120, Feb. 1999.