SlideShare a Scribd company logo

Implementation of quantum gates using verilog

•Download as PPT, PDF•
•
S
Shashank Kumar

Implementing the XOR, AND, OR gate in the quantum circuits and with the help of IBM Quantum Composer which is a graphical programming tool. Also utilizing the Quantum circuit as well as HDL i.e., Verilog by Xilinx ISE Design Suite version 14.7 for visualizing the simulation graph with implementing the XOR, AND, OR and NAND gates also actually NAND gate is not found the universal gate in quantum, so trying to build the NAND gate which can also perform the reversible nature with simulating using the Verilog code for the desired result i.e. NAND output.

Engineering
1 of 16
Implementation of Quantum Gates Presentation by SHASHANK KUMAR Defence Institute of Advance Technology, Pune Supervisor Dr. Anbuselvi M. Associate Professor Department of Electronics Engineering
Contents • Objective • Introduction • Module/ Block diagram/ Project overview • Proposed Solution • Conclusion • References
Objective • To get explored with the concepts of Quantum computing • To gain knowledge on basic quantum circuits using Qiskit • To model various quantum gates with the basic of the quantum circuits also making universal gate-NAND in the Quantum circuit which will also shows the reversible nature.
Introduction • Quantum circuits are collections of quantum gates interconnected by quantum wires. The actual structure of a quantum circuit, the number and the types of gates, as well as the interconnection scheme are dictated by the unitary transformation. • A physical implementation of a qubit could use the two energy levels of an atom. An excited state representing |1> and a ground state representing |0>. • A single qubit can be forced into a superposition of the two states denoted by the addition of the state vectors: |> =  |0> +  |1> • Where  and  are complex numbers and | | + |  | = 1
BLOCH SPHERE
Quantum Gates • One Qubit Gates are- H gate, Pauli-X,Y,Z gates, Identity gates, square root of NOT gate • Two Qubit Gates are- CNOT gate, Controlled Z gate, Controlled Phase gate, Swap gate • Three Qubit Gates are- Toffeli gate, Controlled sq. Z gate, Controlled sq. Phase gate, Controlled Swap
Single Qubit Gates
Fig: Multi Qubit gates
Project Module/Block diagram Fig: Quantum circuit for NAND  There are three main components in this quantum circuit- 1. Initialization and Reset 2. Quantum Gates 3. Measurements
Proposed Solution With the help of quantum gates I will be designing the classical gates.
Programming • Design of reversible gates and various applications of it using Verilog HDL with Xilinx ISE version 13.1, spartan 3 FPGA. • Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs. This tool enables the developer to synthesize their designs, perform time analysis, examine RTL diagrams, design reactions to different stimuli, and configure the target device with the programmer.
Fig: Simulation of NAND gate performed on Xilinx ISE Design Suit
Conclusion Though in our description of quantum circuits we use the concepts input and output registers of qubits, we should be aware that physically, the input and the output of a quantum circuit are not separated as their classical counterparts are, this convention allows us to describe the effect of unitary transformation carried out by the circuit in a more coherent fashion.
References • https://en.wikipedia.org/wiki/Quantum_computing • https://www.bernardmarr.com/default.asp?contentID=1143 • https://www.livescience.com/65651-quantum-computers-get-scary-fast.html • https://www.ibm.com/quantum-computing/learn/what-is-quantum-computing/ • https://www.youtube.com/watch?v=C6MLmESU9v0 • https://www.youtube.com/watch?v=V1Cx8wCZN_c • https://en.wikipedia.org/wiki/Quantum_superposition • https://becominghuman.ai/quantum-superposition-and-what-that-means-to- quantum-computation-3fbb5a711b9a

Recommended

Report-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogReport-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogShashank Kumar
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI DesignsMahesh Dananjaya
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorialMaryala Srinivas
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Amr Rashed
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical designKishore Sai Addanki
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation finalAnkur Gupta
 
Clock gating
Clock gatingClock gating
Clock gatingMahi
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveAmiq Consulting
 

Recommended

Report-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogReport-Implementation of Quantum Gates using Verilog
Report-Implementation of Quantum Gates using VerilogShashank Kumar
 
Low Power VLSI Designs
Low Power VLSI DesignsLow Power VLSI Designs
Low Power VLSI DesignsMahesh Dananjaya
 
Verilog tutorial
Verilog tutorialVerilog tutorial
Verilog tutorialMaryala Srinivas
 
Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Introduction to FPGA, VHDL
Introduction to FPGA, VHDL Amr Rashed
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical designKishore Sai Addanki
 
Verilog presentation final
Verilog presentation finalVerilog presentation final
Verilog presentation finalAnkur Gupta
 
Clock gating
Clock gatingClock gating
Clock gatingMahi
 
How to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveHow to Connect SystemVerilog with Octave
How to Connect SystemVerilog with OctaveAmiq Consulting
 
Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi SynthesisSIVA NAGENDRA REDDY
 
Designing State Machine
Designing State MachineDesigning State Machine
Designing State MachineAbhilash Nair
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDLanand hd
 
Fundamentals of digital electronics
Fundamentals of digital electronics Fundamentals of digital electronics
Fundamentals of digital electronicssandeep patil
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design MethodologiesKeshav
 
Session 2,3 FPGAs
Session 2,3 FPGAsSession 2,3 FPGAs
Session 2,3 FPGAsSubhash Iyer
 
ASIC_Design.pdf
ASIC_Design.pdfASIC_Design.pdf
ASIC_Design.pdfAhmed Abdelazeem
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
Static Timing Analysis
Static Timing AnalysisStatic Timing Analysis
Static Timing Analysisshobhan pujari
 
Xilinx lca and altera flex
Xilinx lca and altera flexXilinx lca and altera flex
Xilinx lca and altera flexanishgoel
 
Calculator design with lcd using fpga
Calculator design with lcd using fpgaCalculator design with lcd using fpga
Calculator design with lcd using fpgaHossam Hassan
 
Basic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDLBasic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDLJoohan KIM
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)Sudhanshu Janwadkar
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design FlowMostafa Khamis
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Implementation and design Low power VCO
Implementation and design Low power VCOImplementation and design Low power VCO
Implementation and design Low power VCOijsrd.com
 
Ppt career
Ppt careerPpt career
Ppt careerVinChip Systems - VinTrain VLSI Academy
 
Basics of Vhdl
Basics of VhdlBasics of Vhdl
Basics of VhdlAtchyuth Sonti
 
Clock Tree Synthesis.pdf
Clock Tree Synthesis.pdfClock Tree Synthesis.pdf
Clock Tree Synthesis.pdfAhmed Abdelazeem
 
Modeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By ApModeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By ApEr. Ashish Pandey
 
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...VIT-AP University
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...VIT-AP University
 

More Related Content

What's hot

Designing State Machine
Designing State MachineDesigning State Machine
Designing State MachineAbhilash Nair
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDLanand hd
 
Fundamentals of digital electronics
Fundamentals of digital electronics Fundamentals of digital electronics
Fundamentals of digital electronicssandeep patil
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design MethodologiesKeshav
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
Static Timing Analysis
Static Timing AnalysisStatic Timing Analysis
Static Timing Analysisshobhan pujari
 
Xilinx lca and altera flex
Xilinx lca and altera flexXilinx lca and altera flex
Xilinx lca and altera flexanishgoel
 
Calculator design with lcd using fpga
Calculator design with lcd using fpgaCalculator design with lcd using fpga
Calculator design with lcd using fpgaHossam Hassan
 
Basic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDLBasic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDLJoohan KIM
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)Sudhanshu Janwadkar
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Implementation and design Low power VCO
Implementation and design Low power VCOImplementation and design Low power VCO
Implementation and design Low power VCOijsrd.com
 
Modeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By ApModeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By ApEr. Ashish Pandey
 

What's hot (20)

Vlsi Synthesis
Vlsi SynthesisVlsi Synthesis
Vlsi Synthesis
 
Designing State Machine
Designing State MachineDesigning State Machine
Designing State Machine
 
Overview of digital design with Verilog HDL
Overview of digital design with Verilog HDLOverview of digital design with Verilog HDL
Overview of digital design with Verilog HDL
 
Fundamentals of digital electronics
Fundamentals of digital electronics Fundamentals of digital electronics
Fundamentals of digital electronics
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design Methodologies
 
Session 2,3 FPGAs
Session 2,3 FPGAsSession 2,3 FPGAs
Session 2,3 FPGAs
 
ASIC_Design.pdf
ASIC_Design.pdfASIC_Design.pdf
ASIC_Design.pdf
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
 
Static Timing Analysis
Static Timing AnalysisStatic Timing Analysis
Static Timing Analysis
 
Xilinx lca and altera flex
Xilinx lca and altera flexXilinx lca and altera flex
Xilinx lca and altera flex
 
Calculator design with lcd using fpga
Calculator design with lcd using fpgaCalculator design with lcd using fpga
Calculator design with lcd using fpga
 
Basic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDLBasic of AI Accelerator Design using Verilog HDL
Basic of AI Accelerator Design using Verilog HDL
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
Implementation and design Low power VCO
Implementation and design Low power VCOImplementation and design Low power VCO
Implementation and design Low power VCO
 
Ppt career
Ppt careerPpt career
Ppt career
 
Basics of Vhdl
Basics of VhdlBasics of Vhdl
Basics of Vhdl
 
Clock Tree Synthesis.pdf
Clock Tree Synthesis.pdfClock Tree Synthesis.pdf
Clock Tree Synthesis.pdf
 
Modeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By ApModeling Style and Delay Model of VHDL By Ap
Modeling Style and Delay Model of VHDL By Ap
 

Similar to Implementation of quantum gates using verilog

Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...VIT-AP University
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...VIT-AP University
 
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
Optimal and Power Aware BIST for Delay Testing of System-On-ChipOptimal and Power Aware BIST for Delay Testing of System-On-Chip
Optimal and Power Aware BIST for Delay Testing of System-On-ChipIDES Editor
 
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Prashantkumar R
 
L3-.pptx
L3-.pptxL3-.pptx
L3-.pptxasdq4
 
Silicon to software share
Silicon to software shareSilicon to software share
Silicon to software shareNarendra Patel
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataVIT-AP University
 
A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...VIT-AP University
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitIeee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitAmith Bhonsle
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitIeee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitAmith Bhonsle
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...VIT-AP University
 
An Ultra-Low Power Asynchronous-Logic
An Ultra-Low Power Asynchronous-LogicAn Ultra-Low Power Asynchronous-Logic
An Ultra-Low Power Asynchronous-LogicHossam Hassan
 
A Survey Paper on Different Encoding Techniques Based on Quantum Computing
A Survey Paper on Different Encoding Techniques Based on Quantum ComputingA Survey Paper on Different Encoding Techniques Based on Quantum Computing
A Survey Paper on Different Encoding Techniques Based on Quantum ComputingIRJET Journal
 
QGATE 0.3: QUANTUM CIRCUIT SIMULATOR
QGATE 0.3: QUANTUM CIRCUIT SIMULATORQGATE 0.3: QUANTUM CIRCUIT SIMULATOR
QGATE 0.3: QUANTUM CIRCUIT SIMULATORNVIDIA Japan
 
Final Report -Group-41
Final Report -Group-41Final Report -Group-41
Final Report -Group-41Habib Ali Khan
 
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up CounterIRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up CounterIRJET Journal
 
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...VIT-AP University
 

Similar to Implementation of quantum gates using verilog (20)

Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
Implementation of Non-restoring Reversible Divider Using a Quantum-Dot Cellul...
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
 
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
Optimal and Power Aware BIST for Delay Testing of System-On-ChipOptimal and Power Aware BIST for Delay Testing of System-On-Chip
Optimal and Power Aware BIST for Delay Testing of System-On-Chip
 
Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...Design of -- Two phase non overlapping low frequency clock generator using Ca...
Design of -- Two phase non overlapping low frequency clock generator using Ca...
 
L3-.pptx
L3-.pptxL3-.pptx
L3-.pptx
 
Silicon to software share
Silicon to software shareSilicon to software share
Silicon to software share
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
 
A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitIeee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
 
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amitIeee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
 
Ijciet 10 02_069
Ijciet 10 02_069Ijciet 10 02_069
Ijciet 10 02_069
 
M Tech New Syllabus(2012)
M Tech New Syllabus(2012)M Tech New Syllabus(2012)
M Tech New Syllabus(2012)
 
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
Designing Conservative Reversible N-Bit Binary Comparator for Emerging Quantu...
 
An Ultra-Low Power Asynchronous-Logic
An Ultra-Low Power Asynchronous-LogicAn Ultra-Low Power Asynchronous-Logic
An Ultra-Low Power Asynchronous-Logic
 
E04503052056
E04503052056E04503052056
E04503052056
 
A Survey Paper on Different Encoding Techniques Based on Quantum Computing
A Survey Paper on Different Encoding Techniques Based on Quantum ComputingA Survey Paper on Different Encoding Techniques Based on Quantum Computing
A Survey Paper on Different Encoding Techniques Based on Quantum Computing
 
QGATE 0.3: QUANTUM CIRCUIT SIMULATOR
QGATE 0.3: QUANTUM CIRCUIT SIMULATORQGATE 0.3: QUANTUM CIRCUIT SIMULATOR
QGATE 0.3: QUANTUM CIRCUIT SIMULATOR
 
Final Report -Group-41
Final Report -Group-41Final Report -Group-41
Final Report -Group-41
 
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up CounterIRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
 
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...
A novel vedic divider based crypto-hardware for nanocomputing paradigm: An ex...
 

Recently uploaded

Vivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design SpainVivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design Spaintimesproduction05
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringmulugeta48
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordAsst.prof M.Gokilavani
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISUNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISrknatarajan
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfAKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfankushspencer015
 
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...roncy bisnoi
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfRagavanV2
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlysanyuktamishra911
 
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSUNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSrknatarajan
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)simmis5
 
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingrknatarajan
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfKamal Acharya
 
Online banking management system project.pdf
Online banking management system project.pdfOnline banking management system project.pdf
Online banking management system project.pdfKamal Acharya
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Christo Ananth
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Call Girls in Nagpur High Profile
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...SUHANI PANDEY
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduitsrknatarajan
 

Recently uploaded (20)

Vivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design SpainVivazz, Mieres Social Housing Design Spain
Vivazz, Mieres Social Housing Design Spain
 
chapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineeringchapter 5.pptx: drainage and irrigation engineering
chapter 5.pptx: drainage and irrigation engineering
 
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete RecordCCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
CCS335 _ Neural Networks and Deep Learning Laboratory_Lab Complete Record
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISUNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
 
AKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdfAKTU Computer Networks notes --- Unit 3.pdf
AKTU Computer Networks notes --- Unit 3.pdf
 
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
Call Girls Pimpri Chinchwad Call Me 7737669865 Budget Friendly No Advance Boo...
 
Unit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdfUnit 1 - Soil Classification and Compaction.pdf
Unit 1 - Soil Classification and Compaction.pdf
 
KubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghlyKubeKraft presentation @CloudNativeHooghly
KubeKraft presentation @CloudNativeHooghly
 
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICSUNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
UNIT-IFLUID PROPERTIES & FLOW CHARACTERISTICS
 
Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024Water Industry Process Automation & Control Monthly - April 2024
Water Industry Process Automation & Control Monthly - April 2024
 
Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)Java Programming :Event Handling(Types of Events)
Java Programming :Event Handling(Types of Events)
 
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and workingUNIT-V FMM.HYDRAULIC TURBINE - Construction and working
UNIT-V FMM.HYDRAULIC TURBINE - Construction and working
 
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdfONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
ONLINE FOOD ORDER SYSTEM PROJECT REPORT.pdf
 
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
(INDIRA) Call Girl Meerut Call Now 8617697112 Meerut Escorts 24x7
 
Online banking management system project.pdf
Online banking management system project.pdfOnline banking management system project.pdf
Online banking management system project.pdf
 
NFPA 5000 2024 standard .
NFPA 5000 2024 standard .NFPA 5000 2024 standard .
NFPA 5000 2024 standard .
 
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
Call for Papers - Educational Administration: Theory and Practice, E-ISSN: 21...
 
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
Booking open Available Pune Call Girls Koregaon Park 6297143586 Call Hot Ind...
 
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
VIP Model Call Girls Kothrud ( Pune ) Call ON 8005736733 Starting From 5K to ...
 
UNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular ConduitsUNIT-II FMM-Flow Through Circular Conduits
UNIT-II FMM-Flow Through Circular Conduits
 

Implementation of quantum gates using verilog

  • 1. Implementation of Quantum Gates Presentation by SHASHANK KUMAR Defence Institute of Advance Technology, Pune Supervisor Dr. Anbuselvi M. Associate Professor Department of Electronics Engineering
  • 2. Contents • Objective • Introduction • Module/ Block diagram/ Project overview • Proposed Solution • Conclusion • References
  • 3. Objective • To get explored with the concepts of Quantum computing • To gain knowledge on basic quantum circuits using Qiskit • To model various quantum gates with the basic of the quantum circuits also making universal gate-NAND in the Quantum circuit which will also shows the reversible nature.
  • 4. Introduction • Quantum circuits are collections of quantum gates interconnected by quantum wires. The actual structure of a quantum circuit, the number and the types of gates, as well as the interconnection scheme are dictated by the unitary transformation. • A physical implementation of a qubit could use the two energy levels of an atom. An excited state representing |1> and a ground state representing |0>. • A single qubit can be forced into a superposition of the two states denoted by the addition of the state vectors: |> =  |0> +  |1> • Where  and  are complex numbers and | | + |  | = 1
  • 6. Quantum Gates • One Qubit Gates are- H gate, Pauli-X,Y,Z gates, Identity gates, square root of NOT gate • Two Qubit Gates are- CNOT gate, Controlled Z gate, Controlled Phase gate, Swap gate • Three Qubit Gates are- Toffeli gate, Controlled sq. Z gate, Controlled sq. Phase gate, Controlled Swap
  • 8.
  • 9.
  • 11. Project Module/Block diagram Fig: Quantum circuit for NAND  There are three main components in this quantum circuit- 1. Initialization and Reset 2. Quantum Gates 3. Measurements
  • 12. Proposed Solution With the help of quantum gates I will be designing the classical gates.
  • 13. Programming • Design of reversible gates and various applications of it using Verilog HDL with Xilinx ISE version 13.1, spartan 3 FPGA. • Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs. This tool enables the developer to synthesize their designs, perform time analysis, examine RTL diagrams, design reactions to different stimuli, and configure the target device with the programmer.
  • 14. Fig: Simulation of NAND gate performed on Xilinx ISE Design Suit
  • 15. Conclusion Though in our description of quantum circuits we use the concepts input and output registers of qubits, we should be aware that physically, the input and the output of a quantum circuit are not separated as their classical counterparts are, this convention allows us to describe the effect of unitary transformation carried out by the circuit in a more coherent fashion.
  • 16. References • https://en.wikipedia.org/wiki/Quantum_computing • https://www.bernardmarr.com/default.asp?contentID=1143 • https://www.livescience.com/65651-quantum-computers-get-scary-fast.html • https://www.ibm.com/quantum-computing/learn/what-is-quantum-computing/ • https://www.youtube.com/watch?v=C6MLmESU9v0 • https://www.youtube.com/watch?v=V1Cx8wCZN_c • https://en.wikipedia.org/wiki/Quantum_superposition • https://becominghuman.ai/quantum-superposition-and-what-that-means-to- quantum-computation-3fbb5a711b9a