SlideShare a Scribd company logo
1 of 4
Download to read offline
SILPA PUSHPAN
#3, 2nd,5th cross, Maruthi Nagar
Email-id: silpapushpan@gmail.com Madiwala, Bangalore-68
Mobile No. : 9400450514 Pin: 560068
CAREER OBJECTIVE
Seeking a challenging and responsible job in the field of Physical design that will enable
to use my strong skills, knowledge and ability to work well with people, to pave best way for
achieving company's goal.
CORE COMPITANCIES
 Basic knowledge in ASIC flow and importance of each block in the flow.
 Good knowledge in logic design and the operation and functionality of CMOS and
Transistor
 Implemented ASIC flow (netlist to GDSii) at block level with critical power, area and
timing budget.
 Designed floor-plans with high macro count and power-planned with strict IR drops
and power budgets.
 Synthesized clock tree (CTS) while meeting targets like max skew and min/max
insertion delay.
 Generated and analyzed timing reports of per-layout and post-layout STA on Prime
Time with OCV and Xtalk, and resolved timing violations.
 Optimized the design for multiple modes and multiple corners (MCMM).
 Performed timing closure on technologies with aggressive timing and power budgets.
 Good knowledge in logic design and the operation and functionality of CMOS and
Transistor
 Knowledge in Verilog and TCL scripting
EDUCATION DETAILS
COURSE INSTITUTION BOARD/UNIVERSITY YEAR OF
COMPLETION
MARK
PG Diploma
(ASIC Physical
Design)
RV-VLSI Design
Center - 2017 -
B.Tech
(Electronics and
Communication
Engineering)
College of
Engineering
Poonjar, Kottayam
Kerala
Cochin University of
Science and
Technology
Kerala
2016 7.5
Diploma in
Engineering
Govt. Polytechnic
College, Palakkad
Board of Technical
education
Kerala
2012 64
Tenth
Darunnajath
English Medium
School
Kerala State Board 2009 94
Experience Details
Company Name Designation From To
RV-VLSI Design
Center
Physical Design
Engineer Trainee
July 2016 January 2017
PROJECT DETAILS
Project Title Block level implementation of Torpedo sub-system
Institution Name RV-VLSI Design Center
Project Description  Technology node : 180nm
 Macros : 32
 Standard cells : 43,234
 Clocks : 5 (3 Propagated, 2 generated)
 Operating frequency : 400MHz
 Operating voltage : 1.8V
 Max IR Drop : (Vdd+Vss) 5% of Operating Voltage (90mV)
 Power budget : 300mW
 Metal layers: 6
Tools Used  Synopsys IC Compiler for complete PD flow
 Synopsys Prime Time for STA
Challenges  Creating a floor-plan, keeping in mind its effects on further
steps.
 Adjusting power straps to fix various bugs.
 Fixing various violations, using automation and not manually.
 Finding a common source for several violations.
Project Title Static Timing Analysis (STA) on block level design
Institution Name RV-VLSI Design Center
Project Description Performed and the STA on various test cases of both Flip-flops and
latches which comprise of setup and hold timing reports and there by
understanding the Slack.
Tools Used Synopsys Prime Time
Challenges  Generating correct reports for OCV, MCMM and Xtalk, and
fixing violated paths such that it doesn’t cause more violations.
 Fixing hold violation without causing a setup violation or vice
versa.
 Understanding latch based designs and fixing violations using
concept of borrowed time.
Project Title Automation using TCL scripting
Institution Name RV-VLSI Design Center
Project Description Automated various manual and tool driven processes using TCL
scripting to make chip designing faster
Tools Used TCL scripting
Challenges  Extracting the necessary information from reports to fix
violations.
 Faced few challenges with files and regular expression.
 Writing a completely automated script which works on many
designs and not just the current design.
Project Name Synchronous Distributed Clocking System
Institution Name College of Engineering Poonjar
Project Description The development of an ARM microcontroller based digital clock that
has the combined feature of a real time clock (RTC) and a global
system for mobile communication (GSM). We can achieve time
synchronization among all clocks positioned in different places and
also send message to all the clocks by simply writing in the central
system. The central clock automatically sends the messages to all
other clocks. We also provide a belling system so that it rings the bell
in a time as we set.
Tools Used Hardware : Microcontroller (ARM LPC2148), LCD with Driver,
Electric bell with relay, Crystal
oscillator, RTC ,GSM, MAX 232, Regulated Power Supply
Software : Keil embedded development tool, proteus
Challenges  Since we required a communication medium for data
transmission and reception for the clocks without having any
range limit , we ended up by choosing GSM instead of RF
transmitter or Zigbee Module.
Project Name Accident zone Detecting System for Vehicles
Institution Name Govt. Polytechnic College Palakkad
Project Description The main objective of this project is to help the person who met an
vehicle accident. By the help of GPS and GSM, this model can track
the specific location of accident and send this attribute to the nearest
hospital and police station.
Tools Used Hardware: PIC Microcontroler, Emergency switch, Vibrating sensor,
Ignition off controller, Switch selector, GPS, GSM, LCD
Software: MP Lab Simulator, Proteus
Challenges  While the vehicle met an accident, there is a chances of fire
hazards due to some spark, this is solved providing the Ignition
off controller in the fuel reservoir.
 To make nearby people get to know about the accident, we
provide a buzzer so that it will rings the bell when the vibrating
sensor senses a vibration above the normal level
 .While met an accident, there will be chances of passenger fall
away, this problem is solved by tightens the side belt if the
vibrating sensor is ON
RV silpa Resume

More Related Content

What's hot

Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical designDeiptii Das
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flowAnish Gupta
 
Numbering plan system
Numbering plan systemNumbering plan system
Numbering plan systemnimay1
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messagesMujahid Mohammed
 
Radar System with Arduino Processor
Radar System with Arduino ProcessorRadar System with Arduino Processor
Radar System with Arduino ProcessorMelek Sönmez
 
Cellular mobile communication
Cellular mobile communicationCellular mobile communication
Cellular mobile communicationAJAL A J
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical designI World Tech
 
Unit 1 intro-embedded
Unit 1 intro-embeddedUnit 1 intro-embedded
Unit 1 intro-embeddedPavithra S
 
Design of Elevator Controller using Verilog HDL
Design of Elevator Controller using Verilog HDLDesign of Elevator Controller using Verilog HDL
Design of Elevator Controller using Verilog HDLVishesh Thakur
 
Introduction to System verilog
Introduction to System verilog Introduction to System verilog
Introduction to System verilog Pushpa Yakkala
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)shaik sharief
 

What's hot (20)

Placement and routing in full custom physical design
Placement and routing in full custom physical designPlacement and routing in full custom physical design
Placement and routing in full custom physical design
 
ASIC Design.pdf
ASIC Design.pdfASIC Design.pdf
ASIC Design.pdf
 
VLSI based final year project topics and ideas
VLSI based final year project topics and ideas VLSI based final year project topics and ideas
VLSI based final year project topics and ideas
 
TDMA Time Division Multiple Access
TDMA Time Division Multiple AccessTDMA Time Division Multiple Access
TDMA Time Division Multiple Access
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 
Numbering plan system
Numbering plan systemNumbering plan system
Numbering plan system
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
 
Understanding cts log_messages
Understanding cts log_messagesUnderstanding cts log_messages
Understanding cts log_messages
 
SOC design
SOC design SOC design
SOC design
 
Radar System with Arduino Processor
Radar System with Arduino ProcessorRadar System with Arduino Processor
Radar System with Arduino Processor
 
Cellular mobile communication
Cellular mobile communicationCellular mobile communication
Cellular mobile communication
 
Powerplanning
PowerplanningPowerplanning
Powerplanning
 
Embedded System Case Study
Embedded System Case StudyEmbedded System Case Study
Embedded System Case Study
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
Clock Tree Synthesis.pdf
Clock Tree Synthesis.pdfClock Tree Synthesis.pdf
Clock Tree Synthesis.pdf
 
Vlsi physical design
Vlsi physical designVlsi physical design
Vlsi physical design
 
Unit 1 intro-embedded
Unit 1 intro-embeddedUnit 1 intro-embedded
Unit 1 intro-embedded
 
Design of Elevator Controller using Verilog HDL
Design of Elevator Controller using Verilog HDLDesign of Elevator Controller using Verilog HDL
Design of Elevator Controller using Verilog HDL
 
Introduction to System verilog
Introduction to System verilog Introduction to System verilog
Introduction to System verilog
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 

Similar to RV silpa Resume

updated resume ---III
updated resume ---IIIupdated resume ---III
updated resume ---IIIshrutinalla
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016srkkakarla
 
Prince kumar physical design (1)
Prince kumar physical design (1)Prince kumar physical design (1)
Prince kumar physical design (1)prince rana
 
Marek Suplata Projects
Marek Suplata ProjectsMarek Suplata Projects
Marek Suplata Projectsguest14f12f
 
hetshah_resume
hetshah_resumehetshah_resume
hetshah_resumehet shah
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennaiNexgen Technology
 
resume deeksha anandani NXP Semiconductors
resume deeksha anandani NXP Semiconductorsresume deeksha anandani NXP Semiconductors
resume deeksha anandani NXP SemiconductorsDeeksha Anandani
 
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERSROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERSDeepak Shankar
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 

Similar to RV silpa Resume (20)

Ramesh resume
Ramesh resumeRamesh resume
Ramesh resume
 
Sebin Resume
Sebin ResumeSebin Resume
Sebin Resume
 
updated resume ---III
updated resume ---IIIupdated resume ---III
updated resume ---III
 
Resume
ResumeResume
Resume
 
Resume
ResumeResume
Resume
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016
 
Prince kumar physical design (1)
Prince kumar physical design (1)Prince kumar physical design (1)
Prince kumar physical design (1)
 
Manoj_Resume
Manoj_ResumeManoj_Resume
Manoj_Resume
 
Marek Suplata Projects
Marek Suplata ProjectsMarek Suplata Projects
Marek Suplata Projects
 
hetshah_resume
hetshah_resumehetshah_resume
hetshah_resume
 
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennaiIeee 2020 21 vlsi projects in pondicherry,ieee  vlsi projects  in chennai
Ieee 2020 21 vlsi projects in pondicherry,ieee vlsi projects in chennai
 
resume deeksha anandani NXP Semiconductors
resume deeksha anandani NXP Semiconductorsresume deeksha anandani NXP Semiconductors
resume deeksha anandani NXP Semiconductors
 
MELDIYA THOMAS (2)
MELDIYA THOMAS (2)MELDIYA THOMAS (2)
MELDIYA THOMAS (2)
 
Ullas_CV
Ullas_CVUllas_CV
Ullas_CV
 
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERSROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS
ROLE OF DIGITAL SIMULATION IN CONFIGURING NETWORK PARAMETERS
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Resume pd (3)
Resume pd (3)Resume pd (3)
Resume pd (3)
 
Kumarreddy(4+yrs)
Kumarreddy(4+yrs)Kumarreddy(4+yrs)
Kumarreddy(4+yrs)
 
M zeeshan
M zeeshanM zeeshan
M zeeshan
 

RV silpa Resume

  • 1. SILPA PUSHPAN #3, 2nd,5th cross, Maruthi Nagar Email-id: silpapushpan@gmail.com Madiwala, Bangalore-68 Mobile No. : 9400450514 Pin: 560068 CAREER OBJECTIVE Seeking a challenging and responsible job in the field of Physical design that will enable to use my strong skills, knowledge and ability to work well with people, to pave best way for achieving company's goal. CORE COMPITANCIES  Basic knowledge in ASIC flow and importance of each block in the flow.  Good knowledge in logic design and the operation and functionality of CMOS and Transistor  Implemented ASIC flow (netlist to GDSii) at block level with critical power, area and timing budget.  Designed floor-plans with high macro count and power-planned with strict IR drops and power budgets.  Synthesized clock tree (CTS) while meeting targets like max skew and min/max insertion delay.  Generated and analyzed timing reports of per-layout and post-layout STA on Prime Time with OCV and Xtalk, and resolved timing violations.  Optimized the design for multiple modes and multiple corners (MCMM).  Performed timing closure on technologies with aggressive timing and power budgets.  Good knowledge in logic design and the operation and functionality of CMOS and Transistor  Knowledge in Verilog and TCL scripting EDUCATION DETAILS COURSE INSTITUTION BOARD/UNIVERSITY YEAR OF COMPLETION MARK PG Diploma (ASIC Physical Design) RV-VLSI Design Center - 2017 - B.Tech (Electronics and Communication Engineering) College of Engineering Poonjar, Kottayam Kerala Cochin University of Science and Technology Kerala 2016 7.5 Diploma in Engineering Govt. Polytechnic College, Palakkad Board of Technical education Kerala 2012 64 Tenth Darunnajath English Medium School Kerala State Board 2009 94
  • 2. Experience Details Company Name Designation From To RV-VLSI Design Center Physical Design Engineer Trainee July 2016 January 2017 PROJECT DETAILS Project Title Block level implementation of Torpedo sub-system Institution Name RV-VLSI Design Center Project Description  Technology node : 180nm  Macros : 32  Standard cells : 43,234  Clocks : 5 (3 Propagated, 2 generated)  Operating frequency : 400MHz  Operating voltage : 1.8V  Max IR Drop : (Vdd+Vss) 5% of Operating Voltage (90mV)  Power budget : 300mW  Metal layers: 6 Tools Used  Synopsys IC Compiler for complete PD flow  Synopsys Prime Time for STA Challenges  Creating a floor-plan, keeping in mind its effects on further steps.  Adjusting power straps to fix various bugs.  Fixing various violations, using automation and not manually.  Finding a common source for several violations. Project Title Static Timing Analysis (STA) on block level design Institution Name RV-VLSI Design Center Project Description Performed and the STA on various test cases of both Flip-flops and latches which comprise of setup and hold timing reports and there by understanding the Slack. Tools Used Synopsys Prime Time Challenges  Generating correct reports for OCV, MCMM and Xtalk, and fixing violated paths such that it doesn’t cause more violations.  Fixing hold violation without causing a setup violation or vice versa.  Understanding latch based designs and fixing violations using concept of borrowed time.
  • 3. Project Title Automation using TCL scripting Institution Name RV-VLSI Design Center Project Description Automated various manual and tool driven processes using TCL scripting to make chip designing faster Tools Used TCL scripting Challenges  Extracting the necessary information from reports to fix violations.  Faced few challenges with files and regular expression.  Writing a completely automated script which works on many designs and not just the current design. Project Name Synchronous Distributed Clocking System Institution Name College of Engineering Poonjar Project Description The development of an ARM microcontroller based digital clock that has the combined feature of a real time clock (RTC) and a global system for mobile communication (GSM). We can achieve time synchronization among all clocks positioned in different places and also send message to all the clocks by simply writing in the central system. The central clock automatically sends the messages to all other clocks. We also provide a belling system so that it rings the bell in a time as we set. Tools Used Hardware : Microcontroller (ARM LPC2148), LCD with Driver, Electric bell with relay, Crystal oscillator, RTC ,GSM, MAX 232, Regulated Power Supply Software : Keil embedded development tool, proteus Challenges  Since we required a communication medium for data transmission and reception for the clocks without having any range limit , we ended up by choosing GSM instead of RF transmitter or Zigbee Module. Project Name Accident zone Detecting System for Vehicles Institution Name Govt. Polytechnic College Palakkad Project Description The main objective of this project is to help the person who met an vehicle accident. By the help of GPS and GSM, this model can track the specific location of accident and send this attribute to the nearest hospital and police station. Tools Used Hardware: PIC Microcontroler, Emergency switch, Vibrating sensor, Ignition off controller, Switch selector, GPS, GSM, LCD Software: MP Lab Simulator, Proteus Challenges  While the vehicle met an accident, there is a chances of fire hazards due to some spark, this is solved providing the Ignition off controller in the fuel reservoir.  To make nearby people get to know about the accident, we provide a buzzer so that it will rings the bell when the vibrating sensor senses a vibration above the normal level  .While met an accident, there will be chances of passenger fall away, this problem is solved by tightens the side belt if the vibrating sensor is ON