Powerplanning

1,795 views

Published on

https://www.udemy.com/vlsi-academy
Usually, while drawing any circuit on paper, we have only one 'vdd' at the top and one 'vss' at the bottom. But on a chip, it becomes necessary to have a grid structure of power, with more than one 'vdd' and 'vss'. The concept of power grid structure would be uploaded soon. It is actually the scaling trend that drives chip designers for power grid structure.

Published in: Education
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total views
1,795
On SlideShare
0
From Embeds
0
Number of Embeds
967
Actions
Shares
0
Downloads
42
Comments
0
Likes
0
Embeds 0
No embeds

No notes for slide

Powerplanning

  1. 1. Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer,AND, OR gates, buffers) on silicon chip.
  2. 2. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• Partition and synthesize larger designs into smaller modules consisting of IP’s and std cells
  3. 3. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• Define width and Height of ‘core’ and ‘Die’ using the physical area of synthesized netlist, utilization factor and aspect ratio
  4. 4. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• Define locations of pre-placed cells
  5. 5. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• Place de-coupling capacitors surrounding pre-placed cells
  6. 6. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• Power Planning
  7. 7. Floorplanning is basically the arrangement of logical blocks (i.e.multiplexer, AND, OR gates, buffers) on silicon chip.It is attained by following steps:• IO Pin/Pad placement
  8. 8. • We have defined the Width and Height of the core.• Also defined the locations of pre-placed cells.• We have encapsulated the Pre-placed Cells by Decoupling capacitor.• We will do the Power Planning for the Chip
  9. 9. Power PlanningPower Planning is to connect each cell in the design to the power source i.e. VDD and VSS. • If observed, while drawing any circuit on paper, we have only one vdd at the top and one vss at the bottom. • But on a chip, it becomes necessary to have a grid structure for power source, with more than one vdd and vss‘. 3/2/2013 9
  10. 10. We will convert the power lines into the Power Mesh.
  11. 11. DECAP1 D Block a Block b 4Pre-placed DECAP2 Cells Block c DECAP3 Die Core
  12. 12. DECAP1 DBlock a Block b 4 DECAP2 Block c DECAP3 Die Core
  13. 13. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 DieVss CoreVdd
  14. 14. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 DieVss CoreVdd
  15. 15. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 DieVss CoreVdd
  16. 16. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 DieVss CoreVdd
  17. 17. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 Die Vss Core VddContact
  18. 18. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 Die Vss Core VddContact
  19. 19. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 Die Vss Core VddContact
  20. 20. The Power mesh will look as below.
  21. 21. Vss VddContact
  22. 22. DECAP1 D Block a Block b 4 DECAP2 Block c DECAP3 Die Vss Core VddContact

×