SlideShare a Scribd company logo

Assignment_DSM_II.docx

•Download as DOCX, PDF•
•
P
Prashant Kumar

Assignment

Engineering
1 of 1
ASHOKRAO MANE GROUP OF INSTITUTIONS, VATHAR. FORMAT Doc. No.: AMGOI-ACAD-FRM-27 Rev. No.: 00 PAGE 1 of 1 Rev. Dt: 05/01/2013 Assignment No. 2 Sub : DSM Date: 03.03.2014 1. Design BCD to Excess-3 code Converter with K-map. 2. Design BCD to Gray Code Converter with K-map. 3. What is Comparator and design 5-bit Magnitude Comparator. 4. What is Encoder and Decoder. Also Design Decimal to BCD Encoder and Decoder. 5. Explain BCD-to-Seven segment Decoder Configuration. 6. Implement the following logic function using an 8:1 MUX F(A,B,C,D) = ∑m(1,3,4,11,12,13,14,15) 7. Design of a 16:1 MUX using 4:1 MUX Modules. 8. What is demultiplexer and why it is called a distributor. 9. With neat schematic explain 4 bit adder with look ahead carry. 10. With neat schematic explain the working of shift register and its types. 11. Explain Universal Shift Register with neat diagram. 12. Differentiate between asynchronous and synchronous sequential circuits. 13. What is counter? Draw and explain 3 bit up asynchronous counter. 14. Design BCD adder? 15. What is counter and its application. 16. What is ring counter? Explain Johnson counter. 17. Determine the number of FFs Required for the following: a) mod- 3 b) mod-8 c) mod-14 d) mod-32 e) mod-150 Prepared By Verified By Prashant kumar H.O.D

Recommended

Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...IJMTST Journal
 
ARPS Architecture
ARPS ArchitectureARPS Architecture
ARPS ArchitectureHarsh Kaushik
 
H010414651
H010414651H010414651
H010414651IOSR Journals
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderIRJET Journal
 
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion InputDesigning of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesHigh Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesSilicon Mentor
 
Design and Implementation of DMC for Memory Reliability Enhancement
Design and Implementation of DMC for Memory Reliability EnhancementDesign and Implementation of DMC for Memory Reliability Enhancement
Design and Implementation of DMC for Memory Reliability EnhancementIRJET Journal
 

Recommended

Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...
Implementation of High Speed Low Power 16 Bit BCD Multiplier Using Excess-3 C...IJMTST Journal
 
ARPS Architecture
ARPS ArchitectureARPS Architecture
ARPS ArchitectureHarsh Kaushik
 
H010414651
H010414651H010414651
H010414651IOSR Journals
 
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design System
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderIRJET Journal
 
Designing of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion InputDesigning of Adders and Vedic Multiplier using Gate Diffusion Input
Designing of Adders and Vedic Multiplier using Gate Diffusion InputIRJET Journal
 
High Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesHigh Performance FPGA Based Decimal-to-Binary Conversion Schemes
High Performance FPGA Based Decimal-to-Binary Conversion SchemesSilicon Mentor
 
Design and Implementation of DMC for Memory Reliability Enhancement
Design and Implementation of DMC for Memory Reliability EnhancementDesign and Implementation of DMC for Memory Reliability Enhancement
Design and Implementation of DMC for Memory Reliability EnhancementIRJET Journal
 
Co question bank.docx (1)
Co question bank.docx (1)Co question bank.docx (1)
Co question bank.docx (1)Vijayaraghavan Aravamuthan
 
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderssingh7603
 
M367578
M367578M367578
M367578IJERA Editor
 
N046018089
N046018089N046018089
N046018089IJERA Editor
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467IJRAT
 
Comparative study of single precision floating point division using differen...
Comparative study of single precision floating point division using differen...Comparative study of single precision floating point division using differen...
Comparative study of single precision floating point division using differen...International Journal of Reconfigurable and Embedded Systems
 
Copy of colloquium 3 latest
Copy of colloquium 3 latestCopy of colloquium 3 latest
Copy of colloquium 3 latestshaik fairooz
 
J43015355
J43015355J43015355
J43015355IJERA Editor
 
Format 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-bankFormat 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-banklal ahmed shaik
 
Design of high speed area optimized binary coded
Design of high speed area optimized binary codedDesign of high speed area optimized binary coded
Design of high speed area optimized binary codedeSAT Publishing House
 
A High performance unified BCD adder/Subtractor
A High performance unified BCD adder/SubtractorA High performance unified BCD adder/Subtractor
A High performance unified BCD adder/SubtractorPrasanna Kumar
 
FPGA based JPEG Encoder
FPGA based JPEG EncoderFPGA based JPEG Encoder
FPGA based JPEG EncoderIJERA Editor
 
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORMDUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORMVLSICS Design
 
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...IJERA Editor
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...IJERA Editor
 
H0534248
H0534248H0534248
H0534248IOSR Journals
 
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...Editor IJMTER
 
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
 
40120140504012
4012014050401240120140504012
40120140504012IAEME Publication
 
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAEFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAVLSICS Design
 
Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)NareenAsad
 
Online crime reporting system project.pdf
Online crime reporting system project.pdfOnline crime reporting system project.pdf
Online crime reporting system project.pdfKamal Acharya
 

More Related Content

Similar to Assignment_DSM_II.docx

Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderssingh7603
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467IJRAT
 
Copy of colloquium 3 latest
Copy of colloquium 3 latestCopy of colloquium 3 latest
Copy of colloquium 3 latestshaik fairooz
 
Format 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-bankFormat 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-banklal ahmed shaik
 
Design of high speed area optimized binary coded
Design of high speed area optimized binary codedDesign of high speed area optimized binary coded
Design of high speed area optimized binary codedeSAT Publishing House
 
A High performance unified BCD adder/Subtractor
A High performance unified BCD adder/SubtractorA High performance unified BCD adder/Subtractor
A High performance unified BCD adder/SubtractorPrasanna Kumar
 
FPGA based JPEG Encoder
FPGA based JPEG EncoderFPGA based JPEG Encoder
FPGA based JPEG EncoderIJERA Editor
 
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORMDUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORMVLSICS Design
 
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...IJERA Editor
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...IJERA Editor
 
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...Editor IJMTER
 
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085IJERA Editor
 
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAEFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAVLSICS Design
 

Similar to Assignment_DSM_II.docx (20)

Co question bank.docx (1)
Co question bank.docx (1)Co question bank.docx (1)
Co question bank.docx (1)
 
Project report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adderProject report on design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
 
M367578
M367578M367578
M367578
 
N046018089
N046018089N046018089
N046018089
 
Paper id 25201467
Paper id 25201467Paper id 25201467
Paper id 25201467
 
Comparative study of single precision floating point division using differen...
Comparative study of single precision floating point division using differen...Comparative study of single precision floating point division using differen...
Comparative study of single precision floating point division using differen...
 
Copy of colloquium 3 latest
Copy of colloquium 3 latestCopy of colloquium 3 latest
Copy of colloquium 3 latest
 
J43015355
J43015355J43015355
J43015355
 
Format 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-bankFormat 9002 0 vlsi-q-bank
Format 9002 0 vlsi-q-bank
 
Design of high speed area optimized binary coded
Design of high speed area optimized binary codedDesign of high speed area optimized binary coded
Design of high speed area optimized binary coded
 
A High performance unified BCD adder/Subtractor
A High performance unified BCD adder/SubtractorA High performance unified BCD adder/Subtractor
A High performance unified BCD adder/Subtractor
 
FPGA based JPEG Encoder
FPGA based JPEG EncoderFPGA based JPEG Encoder
FPGA based JPEG Encoder
 
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORMDUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
DUAL FIELD DUAL CORE SECURE CRYPTOPROCESSOR ON FPGA PLATFORM
 
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
An Optimal Design of UP-DOWN Counter as SAR Logic Based ADC using CMOS 45nm T...
 
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
A Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier us...
 
H0534248
H0534248H0534248
H0534248
 
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
Reconfigurable CORDIC Low-Power Implementation of Complex Signal Processing f...
 
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
A 12-Bit High Speed Analog To Digital Convertor Using μp 8085
 
40120140504012
4012014050401240120140504012
40120140504012
 
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGAEFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
EFFICIENT ABSOLUTE DIFFERENCE CIRCUIT FOR SAD COMPUTATION ON FPGA
 

Recently uploaded

Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)NareenAsad
 
Online crime reporting system project.pdf
Online crime reporting system project.pdfOnline crime reporting system project.pdf
Online crime reporting system project.pdfKamal Acharya
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfEr.Sonali Nasikkar
 
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdflitvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdfAlexander Litvinenko
 
Piping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdfPiping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdfAshrafRagab14
 
Low Altitude Air Defense (LAAD) Gunner’s Handbook
Low Altitude Air Defense (LAAD) Gunner’s HandbookLow Altitude Air Defense (LAAD) Gunner’s Handbook
Low Altitude Air Defense (LAAD) Gunner’s HandbookPeterJack13
 
Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashidFaiyazSheikh
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1T.D. Shashikala
 
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdfInvolute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdfJNTUA
 
Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2T.D. Shashikala
 
Artificial Intelligence in due diligence
Artificial Intelligence in due diligenceArtificial Intelligence in due diligence
Artificial Intelligence in due diligencemahaffeycheryld
 
What is Coordinate Measuring Machine? CMM Types, Features, Functions
What is Coordinate Measuring Machine? CMM Types, Features, FunctionsWhat is Coordinate Measuring Machine? CMM Types, Features, Functions
What is Coordinate Measuring Machine? CMM Types, Features, FunctionsVIEW
 
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisSeismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisDr.Costas Sachpazis
 
"United Nations Park" Site Visit Report.
"United Nations Park" Site Visit Report."United Nations Park" Site Visit Report.
"United Nations Park" Site Visit Report.MdManikurRahman
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxMustafa Ahmed
 
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message QueuesLinux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message QueuesRashidFaridChishti
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxkalpana413121
 
21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological universityMohd Saifudeen
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualBalamuruganV28
 
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...Nitin Sonavane
 

Recently uploaded (20)

Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)
 
Online crime reporting system project.pdf
Online crime reporting system project.pdfOnline crime reporting system project.pdf
Online crime reporting system project.pdf
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdflitvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
litvinenko_Henry_Intrusion_Hong-Kong_2024.pdf
 
Piping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdfPiping and instrumentation diagram p.pdf
Piping and instrumentation diagram p.pdf
 
Low Altitude Air Defense (LAAD) Gunner’s Handbook
Low Altitude Air Defense (LAAD) Gunner’s HandbookLow Altitude Air Defense (LAAD) Gunner’s Handbook
Low Altitude Air Defense (LAAD) Gunner’s Handbook
 
Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded Systems
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1
 
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdfInvolute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
Involute of a circle,Square, pentagon,HexagonInvolute_Engineering Drawing.pdf
 
Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2
 
Artificial Intelligence in due diligence
Artificial Intelligence in due diligenceArtificial Intelligence in due diligence
Artificial Intelligence in due diligence
 
What is Coordinate Measuring Machine? CMM Types, Features, Functions
What is Coordinate Measuring Machine? CMM Types, Features, FunctionsWhat is Coordinate Measuring Machine? CMM Types, Features, Functions
What is Coordinate Measuring Machine? CMM Types, Features, Functions
 
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisSeismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
 
"United Nations Park" Site Visit Report.
"United Nations Park" Site Visit Report."United Nations Park" Site Visit Report.
"United Nations Park" Site Visit Report.
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
 
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message QueuesLinux Systems Programming: Semaphores, Shared Memory, and Message Queues
Linux Systems Programming: Semaphores, Shared Memory, and Message Queues
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manual
 
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
 

Assignment_DSM_II.docx

  • 1. ASHOKRAO MANE GROUP OF INSTITUTIONS, VATHAR. FORMAT Doc. No.: AMGOI-ACAD-FRM-27 Rev. No.: 00 PAGE 1 of 1 Rev. Dt: 05/01/2013 Assignment No. 2 Sub : DSM Date: 03.03.2014 1. Design BCD to Excess-3 code Converter with K-map. 2. Design BCD to Gray Code Converter with K-map. 3. What is Comparator and design 5-bit Magnitude Comparator. 4. What is Encoder and Decoder. Also Design Decimal to BCD Encoder and Decoder. 5. Explain BCD-to-Seven segment Decoder Configuration. 6. Implement the following logic function using an 8:1 MUX F(A,B,C,D) = ∑m(1,3,4,11,12,13,14,15) 7. Design of a 16:1 MUX using 4:1 MUX Modules. 8. What is demultiplexer and why it is called a distributor. 9. With neat schematic explain 4 bit adder with look ahead carry. 10. With neat schematic explain the working of shift register and its types. 11. Explain Universal Shift Register with neat diagram. 12. Differentiate between asynchronous and synchronous sequential circuits. 13. What is counter? Draw and explain 3 bit up asynchronous counter. 14. Design BCD adder? 15. What is counter and its application. 16. What is ring counter? Explain Johnson counter. 17. Determine the number of FFs Required for the following: a) mod- 3 b) mod-8 c) mod-14 d) mod-32 e) mod-150 Prepared By Verified By Prashant kumar H.O.D