SlideShare a Scribd company logo
P.A.​ ​COLLEGE​ ​OF​ ​ENGINEERING
MANGALURU 
Department​ ​of​ ​Computer​ ​Science​ ​Engineering
CO​ ​​ ​QUESTION​ ​BANK
FACULTY:​ ​PROF.​ ​SK.​ ​JAMIL​ ​AHMED
Module​ ​1
1. With​ ​a​ ​neat​ ​diagram​ ​explain​ ​the​ ​different​ ​processor​ ​registers.
2. What​ ​are​ ​the​ ​factors​ ​that​ ​affect​ ​the​ ​performance?​ ​Explain​ ​any​ ​4.
3. What is performance measurement? Explain the overall SPEC rating for a computer in a
program​ ​suite.
4. Write​ ​the​ ​difference​ ​b/w​ ​RISC​ ​and​ ​CISC​ ​processors.
5. A program contains 1000 instructions. Out of that 25% instructions requires 4 clock
cycles, 40% instructions requires 5 clock cycles and remaining requires 3 clock cycles for
execution. Find the total time required to execute the program running in a 1GHz
machine.
6. Write​ ​a​ ​note​ ​on​ ​byte​ ​addressability,​ ​big-endian​ ​and​ ​little-endian​ ​assignment.
7. Explain​ ​the​ ​basic​ ​operational​ ​concepts​ ​b/w​ ​the​ ​processor​ ​and​ ​the​ ​memory.
8. Derive the basic performance equation? Discuss the measures to improve the
performance.
9. Explain​ ​processor​ ​clock​ ​and​ ​clock​ ​rate.
10. What​ ​is​ ​an​ ​addressing​ ​mode?​ ​Explain​ ​any​ ​four​ ​addressing​ ​modes.
11. Explain​ ​shift​ ​and​ ​rotate​ ​with​ ​examples.
12. Explain​ ​subroutine​ ​stack​ ​frame​ ​with​ ​example.
13. Write ALP program to copy ‘N’ numbers from array ‘A’ to array ‘B’ using indirect
addresses.​ ​(Assume​ ​A​ ​and​ ​B​ ​are​ ​the​ ​starting​ ​memory​ ​location​ ​of​ ​a​ ​array).
14. With​ ​a​ ​neat​ ​block​ ​diagram,​ ​describe​ ​the​ ​I/O​ ​operation.
15. Write​ ​a​ ​short​ ​notes​ ​on​ ​Assembly​ ​Directives.
16. What is a stack frame? Explain a commonly used layout for information in a subroutine
stack​ ​frame.
17. Define​ ​subroutine.​ ​Explain​ ​subroutine​ ​linkage,​ ​using​ ​a​ ​link​ ​register.
18. Write​ ​the​ ​routine​ ​for​ ​SAFE​ ​PUSH​ ​and​ ​SAFE​ ​POP.
19. For a simple example of i/o operation involving a keyboard and a display device, write
an ALP that reads 1 line of characters from the keyboard, stores it in a memory buffer and
echoes​ ​it​ ​back​ ​to​ ​​ ​the​ ​display.
20. What​ ​is​ ​stack?​ ​Explain​ ​its​ ​role​ ​in​ ​subroutine​ ​nesting.
21. Mention four types of operations to be performed by instructions in a computer. Explain
with​ ​basic​ ​types​ ​of​ ​instructions​ ​formats​ ​to​ ​carry​ ​out​ ​C<-​ ​[A]​ ​+​ ​[B].
Module​ ​2
1. Define​ ​exceptions.​ ​Explain​ ​two​ ​kinds​ ​of​ ​exceptions.
2. ​ ​Define​ ​bus​ ​arbitration.​ ​Explain​ ​in​ ​detail​ ​both​ ​approach​ ​of​ ​bus​ ​arbitration.
3. ​ ​What​ ​is​ ​an​ ​interrupt;​ ​with​ ​example​ ​illustrate​ ​the​ ​concept​ ​of​ ​interrupts
4. Explain in detail the situation where a number of devices capable of initiating interrupts
are​ ​connected​ ​to​ ​the​ ​processor?​ ​How​ ​to​ ​resolve​ ​the​ ​problems?
5. Explain the following terms a) interrupt service routine b) interrupt latency c) interrupt
disabling.
6. With​ ​a​ ​diagram​ ​explain​ ​daisy​ ​chaining​ ​technique.
7. ​ ​Draw​ ​the​ ​arrangement​ ​of​ ​a​ ​single​ ​bus​ ​structure​ ​and​ ​brief​ ​about​ ​memory​ ​mapped​ ​I/O.
8. ​ ​Explain​ ​interrupt​ ​enabling,​ ​interrupt​ ​disabling,​ ​edge​ ​triggering​ ​with​ ​respect​ ​to​ ​interrupts
9. ​ ​Draw​ ​the​ ​arrangement​ ​for​ ​bus​ ​arbitrations​ ​using​ ​a​ ​daisy​ ​chain​ ​and​ ​explain​ ​in​ ​brief.
10. ​ ​With​ ​neat​ ​sketches​ ​explain​ ​various​ ​methods​ ​for​ ​handling​ ​multiple​ ​interrupt​ ​requests.
11. ​ ​Define​ ​memory​ ​mapped​ ​I/0​ ​and​ ​I/0​ ​mapped​ ​I/0​ ​with​ ​examples
12. Explain how interrupt request from several I/0 devices can be communicated
to​ ​a​ ​processor​ ​through​ ​a​ ​single​ ​INTR​ ​line.
13. ​ ​What​ ​are​ ​the​ ​different​ ​methods​ ​of​ ​DMA.​ ​Explain​ ​in​ ​brief.
14. ​ ​Define​ ​terms​ ​cycle​ ​stealing​ ​and​ ​block​ ​mode.
15. ​ ​Explain​ ​the​ ​important​ ​functions​ ​of​ ​a​ ​I/0​ ​interface​ ​with​ ​a​ ​neat​ ​block​ ​diagram
16. What is DMA? Explain the hardware registers that are required in a DMA controller
chip.​ ​Explain​ ​the​ ​use​ ​of​ ​DMA​ ​controller​ ​in​ ​a​ ​computer​ ​system​ ​with​ ​a​ ​neat​ ​diagram
17. ​ ​Define​ ​privileged​ ​instruction​ ​and​ ​explain​ ​how​ ​privileged​ ​exception​ ​occurs
18. Explain​ ​with​ ​a​ ​block​ ​diagram​ ​a​ ​general​ ​8​ ​bit​ ​parallel​ ​interface.
19. With the help of a data transfer signals explain how a read operation is performed using
PCI​ ​bus.
20. Explain​ ​briefly​ ​bus​ ​arbitration​ ​phase​ ​in​ ​SCSI​ ​bus.
21. In a computer system why a PCI bus is used? With a neat sketch, explain how the read
operation​ ​is​ ​performed​ ​along​ ​with​ ​the​ ​role​ ​of​ ​IRDY/TRDY​ ​on​ ​the​ ​PCI​ ​bus
22. Draw​ ​the​ ​block​ ​diagram​ ​of​ ​universal​ ​bus(USB)structure​ ​connected​ ​to​ ​the​ ​host​ ​computer
23. Briefly explain all fields of packets that are used for communication between a host and a
device​ ​connected​ ​to​ ​an​ ​USB​ ​port.
24. Draw the hardware components needed for connecting a keyboard to a processor and
explain​ ​in​ ​brief.
25. List​ ​the​ ​SCSI​ ​bus​ ​signals​ ​with​ ​their​ ​functionalities.
Module​ ​3
1. How​ ​read​ ​and​ ​write​ ​operation​ ​takes​ ​place​ ​in​ ​1k​ ​*1​ ​memory​ ​chip​ ​?explain
2. With the block diagram explain the operation of a 16-megabit DRAM chip configured
as​ ​2M*8.
3. Mention any two differences b/w static and dynamic RAM. Explain the internal
organization​ ​of​ ​a​ ​memory​ ​chip​ ​consisting​ ​of​ ​16​ ​words​ ​of​ ​8​ ​bit​ ​each.
4. Which​ ​are​ ​the​ ​various​ ​factors​ ​to​ ​be​ ​considered​ ​in​ ​the​ ​choice​ ​of​ ​a​ ​memory​ ​chip.​ ​Explain
5. Give​ ​the​ ​organization​ ​of​ ​a​ ​2M*32​ ​memory​ ​module​ ​using​ ​512k*8​ ​static​ ​memory​ ​chips
6. Discuss​ ​,the​ ​different​ ​types​ ​of​ ​RAM’s​ ​bring​ ​out​ ​their​ ​salient​ ​features
7. Define​ ​memory​ ​latency​ ​and​ ​bandwidth​ ​of​ ​synchronous​ ​DRAM​ ​memory​ ​unit.
8. What​ ​is​ ​virtual​ ​memory?​ ​Explain​ ​how​ ​virtual​ ​address​ ​is​ ​translated​ ​to​ ​physical​ ​address.
9. Explain​ ​direct​ ​memory​ ​mapping​ ​technique
10. Show​ ​with​ ​diagram​ ​the​ ​memory​ ​hierarchy​ ​with​ ​respect​ ​to​ ​speed​ ​,size​ ​and​ ​cost
11. Explain​ ​different​ ​mapping​ ​functions​ ​used​ ​in​ ​cache​ ​memory.
12. Define​ ​memory​ ​latency,​ ​memory​ ​bandwidth,​ ​hit​ ​rate​ ​and​ ​miss​ ​penalty.
Module​ ​4
1.​ ​With​ ​neat​ ​diagram,​ ​explain​ ​the​ ​virtual​ ​memory​ ​organization
2.​ ​Design​ ​a​ ​logic​ ​circuit​ ​to​ ​perform​ ​addition​ ​or​ ​subtraction​ ​of​ ​two​ ​n​ ​–bit​ ​numbers​ ​X&Y
3.​ ​Explain​ ​booth​ ​algorithm.​ ​Apply​ ​booth​ ​algorithm​ ​to​ ​multiply​ ​the​ ​sign​ ​numbers​ ​+13&-6
4. Write the logic diagram of 4-bit carry look ahead adder; explain the operation and how
it​ ​is​ ​faster​ ​than​ ​four​ ​bit​ ​ripple​ ​adder
5.​ ​Perform​ ​multiplication​ ​for​ ​-13&+9​ ​using​ ​booth’s​ ​algorithm
6. Write the circuit arrangement for binary division. Perform the restoring division for the
given​ ​binary​ ​number​ ​1000/11,​ ​show​ ​all​ ​cycles
7. Explain normalization, excess-exponent and special values with respect to IEEE
floating​ ​point​ ​representation
8.​ ​Given​ ​A=10101​ ​&B=00100​ ​perform​ ​a/b​ ​using​ ​restoring​ ​division​ ​algorithm
9. Explain with figure the design and working of 16 bit carry look ahead adder built from
4​ ​bit​ ​adders.
10.​ ​Differentiate​ ​between​ ​restoring​ ​and​ ​non​ ​restoring​ ​division
11. Draw a block diagram and explain how a virtual address from the processor is
translated​ ​into​ ​a​ ​physical​ ​address​ ​in​ ​the​ ​main​ ​memory.
12.​ ​With​ ​a​ ​block​ ​diagram​ ​explain​ ​the​ ​virtual​ ​memory​ ​organization.
13.​ ​List​ ​and​ ​explain​ ​four​ ​major​ ​function​ ​of​ ​disk​ ​controller
14.​ ​Discuss​ ​the​ ​organization​ ​and​ ​accessing​ ​of​ ​data​ ​on​ ​a​ ​disk
15. A 3.5 inch (diameter) high capacity, high data rate disk has the following parameters.
There are 20 data recording surfaces with 15000 tracks per surface. There is an average
400 sectors per track and each sector contains 512 bytes of data. Calculate the total
capacity​ ​of​ ​formatted​ ​disk
16.​ ​Write​ ​note​ ​on​ ​flash​ ​memory.
17. In a carry look ahead addition, explain the generate Gi and propagate Pi functions for
stage​ ​i​ ​.Using​ ​this​ ​design​ ​4​ ​bit​ ​carry​ ​look​ ​ahead​ ​adder
18.​ ​Explain​ ​IEEE​ ​standard​ ​for​ ​floating​ ​point​ ​number​ ​representation.
19.​​ ​​How​ ​do​ ​you​ ​design​ ​FAST​ ​ADDERS?​ ​Explain​ ​a​ ​4​ ​bit​ ​carry​ ​look​ ​ahead​ ​adder
Module​ ​5
1. Explain​ ​with​ ​neat​ ​diagram,​ ​the​ ​basic​ ​organization​ ​of​ ​a​ ​microprogrammed​ ​control,
2. Describe​ ​the​ ​three​ ​bus​ ​oganization​ ​of​ ​the​ ​data​ ​path​ ​and​ ​describe​ ​in​ ​detail.
3. Write​ ​control​ ​sequence​ ​for​ ​the​ ​instruction​ ​Add​ ​R1,R2,R3.
4. Explain​ ​a​ ​complete​ ​processor​ ​with​ ​a​ ​neat​ ​diagram
5. Write​ ​and​ ​explain​ ​the​ ​control​ ​sequences​ ​for​ ​the​ ​execution​ ​of​ ​the​ ​following
instruction:​ ​Add​ ​​ ​(R3),​ ​R1.
6. Bring​ ​out​ ​the​ ​differences​ ​between​ ​micro​ ​programmed​ ​control​ ​and​ ​hard​ ​wired
control.
7. Explain​ ​Field​ ​coded​ ​micro​ ​instructions​ ​with​ ​a​ ​neat​ ​diagram.
8. Explain​ ​multiple​ ​bus​ ​organization​ ​and​ ​its​ ​advantages.
9. Explain​ ​the​ ​role​ ​of​ ​cache​ ​memory​ ​in​ ​pipelining.
10. Explain​ ​pipelining​ ​performance.
11. Explain​ ​the​ ​processing​ ​and​ ​control​ ​capabilities​ ​of​ ​Microwave​ ​oven​ ​and​ ​Digital
camera.
12. Explain​ ​the​ ​structure​ ​of​ ​General​ ​Purpose​ ​Multiprocessors.
13. Describe​ ​the​ ​classifications​ ​of​ ​Parallel​ ​Structures.

More Related Content

What's hot

Microprocessorandmicroconrollermcq3 121116120640-phpapp02
Microprocessorandmicroconrollermcq3 121116120640-phpapp02Microprocessorandmicroconrollermcq3 121116120640-phpapp02
Microprocessorandmicroconrollermcq3 121116120640-phpapp02
Yazeed Khalid
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
ijceronline
 
RAM Design
RAM DesignRAM Design
RAM Design
Allegorised Akshay
 
Bharat gargi final project report
Bharat gargi final project reportBharat gargi final project report
Bharat gargi final project report
Bharat Biyani
 
Eec503, mp 30 questions
Eec503, mp 30 questionsEec503, mp 30 questions
Project Report Of SRAM Design
Project Report Of SRAM DesignProject Report Of SRAM Design
Project Report Of SRAM Design
Aalay Kapadia
 
SRAM Design
SRAM DesignSRAM Design
SRAM Design
Bharat Biyani
 
Design and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM CircuitsDesign and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM Circuits
ijsrd.com
 
17443 microprocessor
17443   microprocessor17443   microprocessor
17443 microprocessor
soni_nits
 
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
iosrjce
 
microprocessor Questions with solution
microprocessor Questions with solutionmicroprocessor Questions with solution
microprocessor Questions with solution
dit
 
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read OperationStatic-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
idescitation
 
Digital Electronics & Computer Oraganisation
Digital Electronics & Computer OraganisationDigital Electronics & Computer Oraganisation
Digital Electronics & Computer Oraganisation
amitymbaassignment
 
SRAM- Ultra low voltage operation
SRAM- Ultra low voltage operationSRAM- Ultra low voltage operation
SRAM- Ultra low voltage operation
Team-VLSI-ITMU
 
Sram pdf
Sram pdfSram pdf
Accelerix ISSCC 1998 Paper
Accelerix ISSCC 1998 PaperAccelerix ISSCC 1998 Paper
Accelerix ISSCC 1998 Paper
Imagination Technologies
 
Sram memory design
Sram memory designSram memory design
Sram memory design
NIT Goa
 
SRAM
SRAMSRAM
Advertising Display System using LED and Graphical LED
Advertising Display System using LED and Graphical LEDAdvertising Display System using LED and Graphical LED
Advertising Display System using LED and Graphical LED
ijsrd.com
 
Design of a low power asynchronous SRAM in 45nM CMOS
Design of a low power asynchronous SRAM in 45nM CMOSDesign of a low power asynchronous SRAM in 45nM CMOS
Design of a low power asynchronous SRAM in 45nM CMOS
Nirav Desai
 

What's hot (20)

Microprocessorandmicroconrollermcq3 121116120640-phpapp02
Microprocessorandmicroconrollermcq3 121116120640-phpapp02Microprocessorandmicroconrollermcq3 121116120640-phpapp02
Microprocessorandmicroconrollermcq3 121116120640-phpapp02
 
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...IJCER (www.ijceronline.com) International Journal of computational Engineerin...
IJCER (www.ijceronline.com) International Journal of computational Engineerin...
 
RAM Design
RAM DesignRAM Design
RAM Design
 
Bharat gargi final project report
Bharat gargi final project reportBharat gargi final project report
Bharat gargi final project report
 
Eec503, mp 30 questions
Eec503, mp 30 questionsEec503, mp 30 questions
Eec503, mp 30 questions
 
Project Report Of SRAM Design
Project Report Of SRAM DesignProject Report Of SRAM Design
Project Report Of SRAM Design
 
SRAM Design
SRAM DesignSRAM Design
SRAM Design
 
Design and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM CircuitsDesign and Simulation Low power SRAM Circuits
Design and Simulation Low power SRAM Circuits
 
17443 microprocessor
17443   microprocessor17443   microprocessor
17443 microprocessor
 
250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory250nm Technology Based Low Power SRAM Memory
250nm Technology Based Low Power SRAM Memory
 
microprocessor Questions with solution
microprocessor Questions with solutionmicroprocessor Questions with solution
microprocessor Questions with solution
 
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read OperationStatic-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
Static-Noise-Margin Analysis of Modified 6T SRAM Cell during Read Operation
 
Digital Electronics & Computer Oraganisation
Digital Electronics & Computer OraganisationDigital Electronics & Computer Oraganisation
Digital Electronics & Computer Oraganisation
 
SRAM- Ultra low voltage operation
SRAM- Ultra low voltage operationSRAM- Ultra low voltage operation
SRAM- Ultra low voltage operation
 
Sram pdf
Sram pdfSram pdf
Sram pdf
 
Accelerix ISSCC 1998 Paper
Accelerix ISSCC 1998 PaperAccelerix ISSCC 1998 Paper
Accelerix ISSCC 1998 Paper
 
Sram memory design
Sram memory designSram memory design
Sram memory design
 
SRAM
SRAMSRAM
SRAM
 
Advertising Display System using LED and Graphical LED
Advertising Display System using LED and Graphical LEDAdvertising Display System using LED and Graphical LED
Advertising Display System using LED and Graphical LED
 
Design of a low power asynchronous SRAM in 45nM CMOS
Design of a low power asynchronous SRAM in 45nM CMOSDesign of a low power asynchronous SRAM in 45nM CMOS
Design of a low power asynchronous SRAM in 45nM CMOS
 

Similar to Co question bank.docx (1)

Eec503, mp 30 questions
Eec503, mp 30 questionsEec503, mp 30 questions
Es 2 mark
Es 2 markEs 2 mark
Es 2 mark
erchandru
 
mano-m-m-computer-system-architecture.pdf
mano-m-m-computer-system-architecture.pdfmano-m-m-computer-system-architecture.pdf
mano-m-m-computer-system-architecture.pdf
TayachewSisay
 
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdfComputer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
edwinmoyo3
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
Susam Pal
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
VLSICS Design
 
Pune University MCA [Management] 2020-Sample Questions
Pune University MCA [Management] 2020-Sample QuestionsPune University MCA [Management] 2020-Sample Questions
Pune University MCA [Management] 2020-Sample Questions
shailendrashinde9
 
Format 9002 0 vlsi-q-bank
Format 9002 0  vlsi-q-bankFormat 9002 0  vlsi-q-bank
Format 9002 0 vlsi-q-bank
lal ahmed shaik
 
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
Abhinay Potlabathini
 
Capp june 2012
Capp june 2012Capp june 2012
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
kot seelam
 
Question Bank Microprocessor 8085
Question Bank Microprocessor 8085Question Bank Microprocessor 8085
Question Bank Microprocessor 8085
Nilesh Bhaskarrao Bahadure
 
Question bank malp 3340302
Question bank malp 3340302Question bank malp 3340302
Question bank malp 3340302
SHAH JAINAM
 
Xcs 234 microprocessors
Xcs 234 microprocessorsXcs 234 microprocessors
Xcs 234 microprocessors
sweta suman
 
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docxIFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
scuttsginette
 
Highridge ISA
Highridge ISAHighridge ISA
Highridge ISA
Alec Selfridge
 
Bc0040
Bc0040Bc0040
Bc0040
hayerpa
 
EE6502 Microprocessors and Microcontrollers
EE6502 Microprocessors and MicrocontrollersEE6502 Microprocessors and Microcontrollers
EE6502 Microprocessors and Microcontrollers
Santhosh Kumar
 
Ec6703 embedded and real time systems(1)
Ec6703 embedded and real time systems(1)Ec6703 embedded and real time systems(1)
Ec6703 embedded and real time systems(1)
viswnathan
 
Chapter 04 the processor
Chapter 04   the processorChapter 04   the processor
Chapter 04 the processor
Bảo Hoang
 

Similar to Co question bank.docx (1) (20)

Eec503, mp 30 questions
Eec503, mp 30 questionsEec503, mp 30 questions
Eec503, mp 30 questions
 
Es 2 mark
Es 2 markEs 2 mark
Es 2 mark
 
mano-m-m-computer-system-architecture.pdf
mano-m-m-computer-system-architecture.pdfmano-m-m-computer-system-architecture.pdf
mano-m-m-computer-system-architecture.pdf
 
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdfComputer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
Computer System Architecture-Morris Mano third edition ( PDFDrive ).pdf
 
16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)16-bit Microprocessor Design (2005)
16-bit Microprocessor Design (2005)
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
 
Pune University MCA [Management] 2020-Sample Questions
Pune University MCA [Management] 2020-Sample QuestionsPune University MCA [Management] 2020-Sample Questions
Pune University MCA [Management] 2020-Sample Questions
 
Format 9002 0 vlsi-q-bank
Format 9002 0  vlsi-q-bankFormat 9002 0  vlsi-q-bank
Format 9002 0 vlsi-q-bank
 
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
A12 microprocessors &amp; microcontrollers (common to eee &amp; ecm)
 
Capp june 2012
Capp june 2012Capp june 2012
Capp june 2012
 
VJITSk 6713 user manual
VJITSk 6713 user manualVJITSk 6713 user manual
VJITSk 6713 user manual
 
Question Bank Microprocessor 8085
Question Bank Microprocessor 8085Question Bank Microprocessor 8085
Question Bank Microprocessor 8085
 
Question bank malp 3340302
Question bank malp 3340302Question bank malp 3340302
Question bank malp 3340302
 
Xcs 234 microprocessors
Xcs 234 microprocessorsXcs 234 microprocessors
Xcs 234 microprocessors
 
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docxIFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
IFSM 310 Software and Hardware Infrastructure ConceptsComputer.docx
 
Highridge ISA
Highridge ISAHighridge ISA
Highridge ISA
 
Bc0040
Bc0040Bc0040
Bc0040
 
EE6502 Microprocessors and Microcontrollers
EE6502 Microprocessors and MicrocontrollersEE6502 Microprocessors and Microcontrollers
EE6502 Microprocessors and Microcontrollers
 
Ec6703 embedded and real time systems(1)
Ec6703 embedded and real time systems(1)Ec6703 embedded and real time systems(1)
Ec6703 embedded and real time systems(1)
 
Chapter 04 the processor
Chapter 04   the processorChapter 04   the processor
Chapter 04 the processor
 

Recently uploaded

A Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdfA Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdf
Jean Carlos Nunes Paixão
 
South African Journal of Science: Writing with integrity workshop (2024)
South African Journal of Science: Writing with integrity workshop (2024)South African Journal of Science: Writing with integrity workshop (2024)
South African Journal of Science: Writing with integrity workshop (2024)
Academy of Science of South Africa
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
heathfieldcps1
 
Smart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICTSmart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICT
simonomuemu
 
writing about opinions about Australia the movie
writing about opinions about Australia the moviewriting about opinions about Australia the movie
writing about opinions about Australia the movie
Nicholas Montgomery
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Dr. Vinod Kumar Kanvaria
 
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptxC1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
mulvey2
 
DRUGS AND ITS classification slide share
DRUGS AND ITS classification slide shareDRUGS AND ITS classification slide share
DRUGS AND ITS classification slide share
taiba qazi
 
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdfবাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
eBook.com.bd (প্রয়োজনীয় বাংলা বই)
 
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
IreneSebastianRueco1
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
Katrina Pritchard
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
Priyankaranawat4
 
Film vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movieFilm vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movie
Nicholas Montgomery
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
AyyanKhan40
 
How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17
Celine George
 
Liberal Approach to the Study of Indian Politics.pdf
Liberal Approach to the Study of Indian Politics.pdfLiberal Approach to the Study of Indian Politics.pdf
Liberal Approach to the Study of Indian Politics.pdf
WaniBasim
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat  Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat  Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
TechSoup
 
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective UpskillingYour Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Excellence Foundation for South Sudan
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
David Douglas School District
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
Israel Genealogy Research Association
 

Recently uploaded (20)

A Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdfA Independência da América Espanhola LAPBOOK.pdf
A Independência da América Espanhola LAPBOOK.pdf
 
South African Journal of Science: Writing with integrity workshop (2024)
South African Journal of Science: Writing with integrity workshop (2024)South African Journal of Science: Writing with integrity workshop (2024)
South African Journal of Science: Writing with integrity workshop (2024)
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
 
Smart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICTSmart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICT
 
writing about opinions about Australia the movie
writing about opinions about Australia the moviewriting about opinions about Australia the movie
writing about opinions about Australia the movie
 
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
Exploiting Artificial Intelligence for Empowering Researchers and Faculty, In...
 
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptxC1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
 
DRUGS AND ITS classification slide share
DRUGS AND ITS classification slide shareDRUGS AND ITS classification slide share
DRUGS AND ITS classification slide share
 
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdfবাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
বাংলাদেশ অর্থনৈতিক সমীক্ষা (Economic Review) ২০২৪ UJS App.pdf
 
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
RPMS TEMPLATE FOR SCHOOL YEAR 2023-2024 FOR TEACHER 1 TO TEACHER 3
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
 
clinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdfclinical examination of hip joint (1).pdf
clinical examination of hip joint (1).pdf
 
Film vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movieFilm vocab for eal 3 students: Australia the movie
Film vocab for eal 3 students: Australia the movie
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
 
How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17
 
Liberal Approach to the Study of Indian Politics.pdf
Liberal Approach to the Study of Indian Politics.pdfLiberal Approach to the Study of Indian Politics.pdf
Liberal Approach to the Study of Indian Politics.pdf
 
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat  Leveraging AI for Diversity, Equity, and InclusionExecutive Directors Chat  Leveraging AI for Diversity, Equity, and Inclusion
Executive Directors Chat Leveraging AI for Diversity, Equity, and Inclusion
 
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective UpskillingYour Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective Upskilling
 
Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
 

Co question bank.docx (1)

  • 1. P.A.​ ​COLLEGE​ ​OF​ ​ENGINEERING MANGALURU  Department​ ​of​ ​Computer​ ​Science​ ​Engineering CO​ ​​ ​QUESTION​ ​BANK FACULTY:​ ​PROF.​ ​SK.​ ​JAMIL​ ​AHMED Module​ ​1 1. With​ ​a​ ​neat​ ​diagram​ ​explain​ ​the​ ​different​ ​processor​ ​registers. 2. What​ ​are​ ​the​ ​factors​ ​that​ ​affect​ ​the​ ​performance?​ ​Explain​ ​any​ ​4. 3. What is performance measurement? Explain the overall SPEC rating for a computer in a program​ ​suite. 4. Write​ ​the​ ​difference​ ​b/w​ ​RISC​ ​and​ ​CISC​ ​processors. 5. A program contains 1000 instructions. Out of that 25% instructions requires 4 clock cycles, 40% instructions requires 5 clock cycles and remaining requires 3 clock cycles for execution. Find the total time required to execute the program running in a 1GHz machine. 6. Write​ ​a​ ​note​ ​on​ ​byte​ ​addressability,​ ​big-endian​ ​and​ ​little-endian​ ​assignment. 7. Explain​ ​the​ ​basic​ ​operational​ ​concepts​ ​b/w​ ​the​ ​processor​ ​and​ ​the​ ​memory. 8. Derive the basic performance equation? Discuss the measures to improve the performance. 9. Explain​ ​processor​ ​clock​ ​and​ ​clock​ ​rate. 10. What​ ​is​ ​an​ ​addressing​ ​mode?​ ​Explain​ ​any​ ​four​ ​addressing​ ​modes. 11. Explain​ ​shift​ ​and​ ​rotate​ ​with​ ​examples. 12. Explain​ ​subroutine​ ​stack​ ​frame​ ​with​ ​example. 13. Write ALP program to copy ‘N’ numbers from array ‘A’ to array ‘B’ using indirect addresses.​ ​(Assume​ ​A​ ​and​ ​B​ ​are​ ​the​ ​starting​ ​memory​ ​location​ ​of​ ​a​ ​array). 14. With​ ​a​ ​neat​ ​block​ ​diagram,​ ​describe​ ​the​ ​I/O​ ​operation. 15. Write​ ​a​ ​short​ ​notes​ ​on​ ​Assembly​ ​Directives.
  • 2. 16. What is a stack frame? Explain a commonly used layout for information in a subroutine stack​ ​frame. 17. Define​ ​subroutine.​ ​Explain​ ​subroutine​ ​linkage,​ ​using​ ​a​ ​link​ ​register. 18. Write​ ​the​ ​routine​ ​for​ ​SAFE​ ​PUSH​ ​and​ ​SAFE​ ​POP. 19. For a simple example of i/o operation involving a keyboard and a display device, write an ALP that reads 1 line of characters from the keyboard, stores it in a memory buffer and echoes​ ​it​ ​back​ ​to​ ​​ ​the​ ​display. 20. What​ ​is​ ​stack?​ ​Explain​ ​its​ ​role​ ​in​ ​subroutine​ ​nesting. 21. Mention four types of operations to be performed by instructions in a computer. Explain with​ ​basic​ ​types​ ​of​ ​instructions​ ​formats​ ​to​ ​carry​ ​out​ ​C<-​ ​[A]​ ​+​ ​[B]. Module​ ​2 1. Define​ ​exceptions.​ ​Explain​ ​two​ ​kinds​ ​of​ ​exceptions. 2. ​ ​Define​ ​bus​ ​arbitration.​ ​Explain​ ​in​ ​detail​ ​both​ ​approach​ ​of​ ​bus​ ​arbitration. 3. ​ ​What​ ​is​ ​an​ ​interrupt;​ ​with​ ​example​ ​illustrate​ ​the​ ​concept​ ​of​ ​interrupts 4. Explain in detail the situation where a number of devices capable of initiating interrupts are​ ​connected​ ​to​ ​the​ ​processor?​ ​How​ ​to​ ​resolve​ ​the​ ​problems? 5. Explain the following terms a) interrupt service routine b) interrupt latency c) interrupt disabling. 6. With​ ​a​ ​diagram​ ​explain​ ​daisy​ ​chaining​ ​technique. 7. ​ ​Draw​ ​the​ ​arrangement​ ​of​ ​a​ ​single​ ​bus​ ​structure​ ​and​ ​brief​ ​about​ ​memory​ ​mapped​ ​I/O. 8. ​ ​Explain​ ​interrupt​ ​enabling,​ ​interrupt​ ​disabling,​ ​edge​ ​triggering​ ​with​ ​respect​ ​to​ ​interrupts 9. ​ ​Draw​ ​the​ ​arrangement​ ​for​ ​bus​ ​arbitrations​ ​using​ ​a​ ​daisy​ ​chain​ ​and​ ​explain​ ​in​ ​brief. 10. ​ ​With​ ​neat​ ​sketches​ ​explain​ ​various​ ​methods​ ​for​ ​handling​ ​multiple​ ​interrupt​ ​requests. 11. ​ ​Define​ ​memory​ ​mapped​ ​I/0​ ​and​ ​I/0​ ​mapped​ ​I/0​ ​with​ ​examples 12. Explain how interrupt request from several I/0 devices can be communicated to​ ​a​ ​processor​ ​through​ ​a​ ​single​ ​INTR​ ​line. 13. ​ ​What​ ​are​ ​the​ ​different​ ​methods​ ​of​ ​DMA.​ ​Explain​ ​in​ ​brief. 14. ​ ​Define​ ​terms​ ​cycle​ ​stealing​ ​and​ ​block​ ​mode.
  • 3. 15. ​ ​Explain​ ​the​ ​important​ ​functions​ ​of​ ​a​ ​I/0​ ​interface​ ​with​ ​a​ ​neat​ ​block​ ​diagram 16. What is DMA? Explain the hardware registers that are required in a DMA controller chip.​ ​Explain​ ​the​ ​use​ ​of​ ​DMA​ ​controller​ ​in​ ​a​ ​computer​ ​system​ ​with​ ​a​ ​neat​ ​diagram 17. ​ ​Define​ ​privileged​ ​instruction​ ​and​ ​explain​ ​how​ ​privileged​ ​exception​ ​occurs 18. Explain​ ​with​ ​a​ ​block​ ​diagram​ ​a​ ​general​ ​8​ ​bit​ ​parallel​ ​interface. 19. With the help of a data transfer signals explain how a read operation is performed using PCI​ ​bus. 20. Explain​ ​briefly​ ​bus​ ​arbitration​ ​phase​ ​in​ ​SCSI​ ​bus. 21. In a computer system why a PCI bus is used? With a neat sketch, explain how the read operation​ ​is​ ​performed​ ​along​ ​with​ ​the​ ​role​ ​of​ ​IRDY/TRDY​ ​on​ ​the​ ​PCI​ ​bus 22. Draw​ ​the​ ​block​ ​diagram​ ​of​ ​universal​ ​bus(USB)structure​ ​connected​ ​to​ ​the​ ​host​ ​computer 23. Briefly explain all fields of packets that are used for communication between a host and a device​ ​connected​ ​to​ ​an​ ​USB​ ​port. 24. Draw the hardware components needed for connecting a keyboard to a processor and explain​ ​in​ ​brief. 25. List​ ​the​ ​SCSI​ ​bus​ ​signals​ ​with​ ​their​ ​functionalities. Module​ ​3 1. How​ ​read​ ​and​ ​write​ ​operation​ ​takes​ ​place​ ​in​ ​1k​ ​*1​ ​memory​ ​chip​ ​?explain 2. With the block diagram explain the operation of a 16-megabit DRAM chip configured as​ ​2M*8. 3. Mention any two differences b/w static and dynamic RAM. Explain the internal organization​ ​of​ ​a​ ​memory​ ​chip​ ​consisting​ ​of​ ​16​ ​words​ ​of​ ​8​ ​bit​ ​each. 4. Which​ ​are​ ​the​ ​various​ ​factors​ ​to​ ​be​ ​considered​ ​in​ ​the​ ​choice​ ​of​ ​a​ ​memory​ ​chip.​ ​Explain 5. Give​ ​the​ ​organization​ ​of​ ​a​ ​2M*32​ ​memory​ ​module​ ​using​ ​512k*8​ ​static​ ​memory​ ​chips 6. Discuss​ ​,the​ ​different​ ​types​ ​of​ ​RAM’s​ ​bring​ ​out​ ​their​ ​salient​ ​features 7. Define​ ​memory​ ​latency​ ​and​ ​bandwidth​ ​of​ ​synchronous​ ​DRAM​ ​memory​ ​unit. 8. What​ ​is​ ​virtual​ ​memory?​ ​Explain​ ​how​ ​virtual​ ​address​ ​is​ ​translated​ ​to​ ​physical​ ​address. 9. Explain​ ​direct​ ​memory​ ​mapping​ ​technique 10. Show​ ​with​ ​diagram​ ​the​ ​memory​ ​hierarchy​ ​with​ ​respect​ ​to​ ​speed​ ​,size​ ​and​ ​cost
  • 4. 11. Explain​ ​different​ ​mapping​ ​functions​ ​used​ ​in​ ​cache​ ​memory. 12. Define​ ​memory​ ​latency,​ ​memory​ ​bandwidth,​ ​hit​ ​rate​ ​and​ ​miss​ ​penalty. Module​ ​4 1.​ ​With​ ​neat​ ​diagram,​ ​explain​ ​the​ ​virtual​ ​memory​ ​organization 2.​ ​Design​ ​a​ ​logic​ ​circuit​ ​to​ ​perform​ ​addition​ ​or​ ​subtraction​ ​of​ ​two​ ​n​ ​–bit​ ​numbers​ ​X&Y 3.​ ​Explain​ ​booth​ ​algorithm.​ ​Apply​ ​booth​ ​algorithm​ ​to​ ​multiply​ ​the​ ​sign​ ​numbers​ ​+13&-6 4. Write the logic diagram of 4-bit carry look ahead adder; explain the operation and how it​ ​is​ ​faster​ ​than​ ​four​ ​bit​ ​ripple​ ​adder 5.​ ​Perform​ ​multiplication​ ​for​ ​-13&+9​ ​using​ ​booth’s​ ​algorithm 6. Write the circuit arrangement for binary division. Perform the restoring division for the given​ ​binary​ ​number​ ​1000/11,​ ​show​ ​all​ ​cycles 7. Explain normalization, excess-exponent and special values with respect to IEEE floating​ ​point​ ​representation 8.​ ​Given​ ​A=10101​ ​&B=00100​ ​perform​ ​a/b​ ​using​ ​restoring​ ​division​ ​algorithm 9. Explain with figure the design and working of 16 bit carry look ahead adder built from 4​ ​bit​ ​adders. 10.​ ​Differentiate​ ​between​ ​restoring​ ​and​ ​non​ ​restoring​ ​division 11. Draw a block diagram and explain how a virtual address from the processor is translated​ ​into​ ​a​ ​physical​ ​address​ ​in​ ​the​ ​main​ ​memory. 12.​ ​With​ ​a​ ​block​ ​diagram​ ​explain​ ​the​ ​virtual​ ​memory​ ​organization.
  • 5. 13.​ ​List​ ​and​ ​explain​ ​four​ ​major​ ​function​ ​of​ ​disk​ ​controller 14.​ ​Discuss​ ​the​ ​organization​ ​and​ ​accessing​ ​of​ ​data​ ​on​ ​a​ ​disk 15. A 3.5 inch (diameter) high capacity, high data rate disk has the following parameters. There are 20 data recording surfaces with 15000 tracks per surface. There is an average 400 sectors per track and each sector contains 512 bytes of data. Calculate the total capacity​ ​of​ ​formatted​ ​disk 16.​ ​Write​ ​note​ ​on​ ​flash​ ​memory. 17. In a carry look ahead addition, explain the generate Gi and propagate Pi functions for stage​ ​i​ ​.Using​ ​this​ ​design​ ​4​ ​bit​ ​carry​ ​look​ ​ahead​ ​adder 18.​ ​Explain​ ​IEEE​ ​standard​ ​for​ ​floating​ ​point​ ​number​ ​representation. 19.​​ ​​How​ ​do​ ​you​ ​design​ ​FAST​ ​ADDERS?​ ​Explain​ ​a​ ​4​ ​bit​ ​carry​ ​look​ ​ahead​ ​adder Module​ ​5 1. Explain​ ​with​ ​neat​ ​diagram,​ ​the​ ​basic​ ​organization​ ​of​ ​a​ ​microprogrammed​ ​control, 2. Describe​ ​the​ ​three​ ​bus​ ​oganization​ ​of​ ​the​ ​data​ ​path​ ​and​ ​describe​ ​in​ ​detail. 3. Write​ ​control​ ​sequence​ ​for​ ​the​ ​instruction​ ​Add​ ​R1,R2,R3. 4. Explain​ ​a​ ​complete​ ​processor​ ​with​ ​a​ ​neat​ ​diagram 5. Write​ ​and​ ​explain​ ​the​ ​control​ ​sequences​ ​for​ ​the​ ​execution​ ​of​ ​the​ ​following instruction:​ ​Add​ ​​ ​(R3),​ ​R1. 6. Bring​ ​out​ ​the​ ​differences​ ​between​ ​micro​ ​programmed​ ​control​ ​and​ ​hard​ ​wired control. 7. Explain​ ​Field​ ​coded​ ​micro​ ​instructions​ ​with​ ​a​ ​neat​ ​diagram. 8. Explain​ ​multiple​ ​bus​ ​organization​ ​and​ ​its​ ​advantages. 9. Explain​ ​the​ ​role​ ​of​ ​cache​ ​memory​ ​in​ ​pipelining. 10. Explain​ ​pipelining​ ​performance. 11. Explain​ ​the​ ​processing​ ​and​ ​control​ ​capabilities​ ​of​ ​Microwave​ ​oven​ ​and​ ​Digital camera. 12. Explain​ ​the​ ​structure​ ​of​ ​General​ ​Purpose​ ​Multiprocessors.
  • 6. 13. Describe​ ​the​ ​classifications​ ​of​ ​Parallel​ ​Structures.