SlideShare a Scribd company logo
1 of 20
Welcome to Our
Presentation
Submitted to our Honorable
Fernaz Narin Nur
Welcome to Blackbaud
Our Team Members :
No Name ID
01
02
03
04
05
Shammi Akter Urmi
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
Sazzad Hossain Nirjhor
133-15-3029
133-15-2927
133-15-3029
133-15-3029
133-15-3029
NAND Gate Latch
Combinational Logic:
1.Output depends only on current inputs
Sequential Logic:
2.Need some type of memory to remember the past input
values .
1.Output depends not only on current inputs but also on
past input values .
NAND Latch is Sequential Logic:
Cross Coupled inverters
Basic Latch – is a feedback connection of two NOR gates or two
NAND gates, which can store one bit of information. It can be set using
the One input and reset to 0 using the Another input.
Basic Latch
NAND Latch NOR Latch
NAND Latch :
For storing one bit of information if we use two NAND gates
to make a feedback connection , then it called NAND Latch .
NAND Latch
NAND Gate Latch
The two NAND gates are cross-
coupled so that the output of to
one of the input of NAND-2, and
vice versa. The gate output, labeled
Q and Q’, respectively, are latch
out-put. Under normal conditions,
these output will always be the
inverse of each other.
NAND-1
NAND-2
NAND Latch
10
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0
1
1
0
0
1 1 Q = Q’
Initial Value
S
R
Q
Q
11
NAND Latch
NAND Gate Latch S’ R’ Q0 Q Q’
0 0 0 1 1
0 0 1
1
1
0
0
1 1 Q = Q’
Q = Q’
S
R
Q
Q
12
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 1 1
0 0 1 1 1
0 1 0 0
0
1
1
0
1
Q = Q’
S
R
Q
Q
Q = Q0
13
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 10
1
1
0
0 1
Q = Q0
Q = 0S
R
Q
Q
Q = Q0
14
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0
0
1
0
1
1 0
Q = 0
Q = Q0
Q = 1
S
R
Q
Q
15
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1
1
0
0
1
1 0
Q = 0
Q = Q0
Q = 1
Q = 1
S
R
Q
Q
16
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1 1 0
1 1 0
0
1
1
1
0 0
Q = 0
Q = Q0
Q = 1
Q = Q’
0
S
R
Q
Q
17
NAND Latch
NAND Gate Latch
S R Q0 Q Q’
0 0 0 0 1
0 0 1 1 0
0 1 0 0 1
0 1 1 0 1
1 0 0 1 0
1 0 1 1 0
1 1 0 0 0
1 1 1
1
0
1
1
0 0
Q = 0
Q = 1
Q = 1
Q = Q’
0
Q = Q’
S
R
Q
Q
18
NAND Latch
S’ R’ Q
0 0 Q=Q’=1
0 1 1
1 0 0
1 1 Q0
Invalid
Set
Reset
No change
S
R
Q
Q
Any
Nand gate latch (sequential circuit )

More Related Content

What's hot

Thyristors (2)
Thyristors (2)Thyristors (2)
Thyristors (2)
Chethan Sp
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
Kumar
 
Xilinx ISE introduction Tutorial #1
Xilinx ISE introduction Tutorial #1Xilinx ISE introduction Tutorial #1
Xilinx ISE introduction Tutorial #1
guest1e88645e
 

What's hot (20)

Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
 
Thyristors (2)
Thyristors (2)Thyristors (2)
Thyristors (2)
 
Function generator
Function  generatorFunction  generator
Function generator
 
Digital logic gate and its application
Digital logic gate and its applicationDigital logic gate and its application
Digital logic gate and its application
 
Power electronics Phase Controlled Rectifiers - SCR
Power electronics   Phase Controlled Rectifiers - SCRPower electronics   Phase Controlled Rectifiers - SCR
Power electronics Phase Controlled Rectifiers - SCR
 
Ujt uni junction transistor - basics
Ujt   uni junction transistor - basicsUjt   uni junction transistor - basics
Ujt uni junction transistor - basics
 
Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Latch and Counter
Latch and CounterLatch and Counter
Latch and Counter
 
Arduino for beginners- Introduction to Arduino (presentation) - codewithgauri
Arduino for beginners- Introduction to Arduino (presentation) - codewithgauriArduino for beginners- Introduction to Arduino (presentation) - codewithgauri
Arduino for beginners- Introduction to Arduino (presentation) - codewithgauri
 
Basic logic gates
Basic logic gatesBasic logic gates
Basic logic gates
 
Xilinx ISE introduction Tutorial #1
Xilinx ISE introduction Tutorial #1Xilinx ISE introduction Tutorial #1
Xilinx ISE introduction Tutorial #1
 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
 
Unit 2 resonance circuit
Unit 2 resonance circuitUnit 2 resonance circuit
Unit 2 resonance circuit
 
Logic gate
Logic gateLogic gate
Logic gate
 
Mosfet
MosfetMosfet
Mosfet
 
Logic gates digital electronics
Logic gates digital electronicsLogic gates digital electronics
Logic gates digital electronics
 
Triac and Diac
Triac and DiacTriac and Diac
Triac and Diac
 
Photo diode
Photo diodePhoto diode
Photo diode
 
Resonance in series and parallel circuits
Resonance in series and parallel circuitsResonance in series and parallel circuits
Resonance in series and parallel circuits
 
LIGHT DETECTOR USING NAND GATE
LIGHT DETECTOR USING NAND GATELIGHT DETECTOR USING NAND GATE
LIGHT DETECTOR USING NAND GATE
 

Viewers also liked (11)

NAND gate
NAND  gate NAND  gate
NAND gate
 
NAND gate
NAND gateNAND gate
NAND gate
 
AND, NAND, OR, NOR GATES
AND, NAND, OR, NOR GATESAND, NAND, OR, NOR GATES
AND, NAND, OR, NOR GATES
 
Nand gate
Nand gateNand gate
Nand gate
 
Sequential circuit-Digital Electronics
Sequential circuit-Digital ElectronicsSequential circuit-Digital Electronics
Sequential circuit-Digital Electronics
 
Nand and nor
Nand and norNand and nor
Nand and nor
 
Basic electronics
Basic electronicsBasic electronics
Basic electronics
 
Latches and flip flops
Latches and flip flopsLatches and flip flops
Latches and flip flops
 
physics investigatory project class 12 on logic gates ,boolean algebra
physics investigatory project class 12 on logic gates ,boolean algebraphysics investigatory project class 12 on logic gates ,boolean algebra
physics investigatory project class 12 on logic gates ,boolean algebra
 
Logic gate class 12
Logic gate class 12Logic gate class 12
Logic gate class 12
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 

Similar to Nand gate latch (sequential circuit )

Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
UtsavDas21
 
Digital Logic Gates and RAID Explained v1.3
Digital Logic Gates and RAID Explained v1.3Digital Logic Gates and RAID Explained v1.3
Digital Logic Gates and RAID Explained v1.3
Howard Wong
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flops
gavhays
 

Similar to Nand gate latch (sequential circuit ) (20)

flip flop.pptx
flip flop.pptxflip flop.pptx
flip flop.pptx
 
Flip flop
Flip flopFlip flop
Flip flop
 
Lecture 1 6844
Lecture 1 6844Lecture 1 6844
Lecture 1 6844
 
Sequential logic circuits flip-flop pt 1
Sequential logic circuits   flip-flop pt 1Sequential logic circuits   flip-flop pt 1
Sequential logic circuits flip-flop pt 1
 
7.1 flip flops
7.1 flip flops7.1 flip flops
7.1 flip flops
 
Dsp 2812
Dsp 2812Dsp 2812
Dsp 2812
 
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptxDigital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
Digital_Electronics_Module_4_Sequential_Circuits v0.6.pptx
 
Logic design alexander1 christopher
Logic design alexander1  christopherLogic design alexander1  christopher
Logic design alexander1 christopher
 
Chapter 6: Sequential Logic
Chapter 6: Sequential LogicChapter 6: Sequential Logic
Chapter 6: Sequential Logic
 
Digital Logic Gates and RAID Explained v1.3
Digital Logic Gates and RAID Explained v1.3Digital Logic Gates and RAID Explained v1.3
Digital Logic Gates and RAID Explained v1.3
 
Understanding Flip Flops
Understanding Flip FlopsUnderstanding Flip Flops
Understanding Flip Flops
 
Latch and Flipflop.pptx
Latch and Flipflop.pptxLatch and Flipflop.pptx
Latch and Flipflop.pptx
 
Unix Monitoring Tools
Unix Monitoring ToolsUnix Monitoring Tools
Unix Monitoring Tools
 
PowerMate15 Technical Specification
PowerMate15 Technical SpecificationPowerMate15 Technical Specification
PowerMate15 Technical Specification
 
Flip flops
Flip flopsFlip flops
Flip flops
 
Chapter 3
Chapter 3Chapter 3
Chapter 3
 
Sequential circuits
Sequential circuitsSequential circuits
Sequential circuits
 
PM16 Technical Specification 20022013
PM16 Technical Specification 20022013PM16 Technical Specification 20022013
PM16 Technical Specification 20022013
 
IDS.pptx
IDS.pptxIDS.pptx
IDS.pptx
 
arduino.pdf
arduino.pdfarduino.pdf
arduino.pdf
 

Recently uploaded

Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
ssuser89054b
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 

Recently uploaded (20)

S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptxS1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
S1S2 B.Arch MGU - HOA1&2 Module 3 -Temple Architecture of Kerala.pptx
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
Electromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxElectromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptx
 
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best ServiceTamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
Tamil Call Girls Bhayandar WhatsApp +91-9930687706, Best Service
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
PE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and propertiesPE 459 LECTURE 2- natural gas basic concepts and properties
PE 459 LECTURE 2- natural gas basic concepts and properties
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
457503602-5-Gas-Well-Testing-and-Analysis-pptx.pptx
 
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
Linux Systems Programming: Inter Process Communication (IPC) using Pipes
Linux Systems Programming: Inter Process Communication (IPC) using PipesLinux Systems Programming: Inter Process Communication (IPC) using Pipes
Linux Systems Programming: Inter Process Communication (IPC) using Pipes
 

Nand gate latch (sequential circuit )

  • 1. Welcome to Our Presentation Submitted to our Honorable Fernaz Narin Nur
  • 2. Welcome to Blackbaud Our Team Members : No Name ID 01 02 03 04 05 Shammi Akter Urmi Sazzad Hossain Nirjhor Sazzad Hossain Nirjhor Sazzad Hossain Nirjhor Sazzad Hossain Nirjhor 133-15-3029 133-15-2927 133-15-3029 133-15-3029 133-15-3029
  • 4. Combinational Logic: 1.Output depends only on current inputs Sequential Logic: 2.Need some type of memory to remember the past input values . 1.Output depends not only on current inputs but also on past input values . NAND Latch is Sequential Logic:
  • 6.
  • 7. Basic Latch – is a feedback connection of two NOR gates or two NAND gates, which can store one bit of information. It can be set using the One input and reset to 0 using the Another input. Basic Latch NAND Latch NOR Latch
  • 8. NAND Latch : For storing one bit of information if we use two NAND gates to make a feedback connection , then it called NAND Latch . NAND Latch
  • 9. NAND Gate Latch The two NAND gates are cross- coupled so that the output of to one of the input of NAND-2, and vice versa. The gate output, labeled Q and Q’, respectively, are latch out-put. Under normal conditions, these output will always be the inverse of each other. NAND-1 NAND-2 NAND Latch
  • 10. 10 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 1 1 0 0 1 1 Q = Q’ Initial Value S R Q Q
  • 11. 11 NAND Latch NAND Gate Latch S’ R’ Q0 Q Q’ 0 0 0 1 1 0 0 1 1 1 0 0 1 1 Q = Q’ Q = Q’ S R Q Q
  • 12. 12 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 1 1 0 0 1 1 1 0 1 0 0 0 1 1 0 1 Q = Q’ S R Q Q Q = Q0
  • 13. 13 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 1 10 1 1 0 0 1 Q = Q0 Q = 0S R Q Q Q = Q0
  • 14. 14 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 1 1 0 1 1 0 0 0 1 0 1 1 0 Q = 0 Q = Q0 Q = 1 S R Q Q
  • 15. 15 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 1 1 0 1 1 0 0 1 0 1 0 1 1 0 0 1 1 0 Q = 0 Q = Q0 Q = 1 Q = 1 S R Q Q
  • 16. 16 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 1 1 0 1 1 0 0 1 0 1 0 1 1 0 1 1 0 0 1 1 1 0 0 Q = 0 Q = Q0 Q = 1 Q = Q’ 0 S R Q Q
  • 17. 17 NAND Latch NAND Gate Latch S R Q0 Q Q’ 0 0 0 0 1 0 0 1 1 0 0 1 0 0 1 0 1 1 0 1 1 0 0 1 0 1 0 1 1 0 1 1 0 0 0 1 1 1 1 0 1 1 0 0 Q = 0 Q = 1 Q = 1 Q = Q’ 0 Q = Q’ S R Q Q
  • 18. 18 NAND Latch S’ R’ Q 0 0 Q=Q’=1 0 1 1 1 0 0 1 1 Q0 Invalid Set Reset No change S R Q Q
  • 19. Any