SlideShare a Scribd company logo
1 of 25
Chapter 4. Logic
Function and
Boolean Algebra
Definition:
- Is the algebra of two valued system of logic that determines the logical
prepositions in terms of True or False.
- The logic function and Boolean algebra both are integrated in one to design a logic
circuit of computer or any electronic circuits.
Example:
● Proposition : Any True or False declarative sentence is termed as proposition or
statement.
- George Boole was mathematician : True statement
- The Sun rises in the west : False statement
● Negation: When a statement is presented by its contradiction, then that
statement is known as negation statement.
- let statement p = the king is brave then its negation is written as ~p = the king is
not brave.
- if p is true then ~p is false and if p is false then ~p is true.
Boolean function:
- Is an expression formed with binary variables, the two binary operators OR and
AND, the unary operator NOT, parenthesis and equal sign.
- Example:
Boolean function F= ( abc ) is equal to 1
If a = 1 AND b = 1 AND c = 1, otherwise F = 0
- Boolean function is represented as an algebraic expression as well as truth table.
A B A.B
0 0 0
0 1 0
1 0 0
1 1 1
Boolean operator:
- Is a symbol that performs and indicates any operation between two or more
operands.4
- There basic operators in boolean function:
a. AND operator ( Product operator)
b. OR operator ( Addition operator )
c. NOT operator ( reverse operator )
Logic Gate:
- Is an electronic circuit to receive more than one input and deliver single output.
- Gates are often called as logic circuit because they can be analyzed with boolean
algebra.
- The computer system is a set of gates.
- ALU is responsible for mathematical and logical processing of data.
- Three basic gates in digital computer:
a. AND gate
b. OR gate
c. NOT gate
AND gate:
- Is a type of logic gate which produces high (1) or True output when all inputs are
high(1), otherwise the output will be low(0) of false.
- Algebraic Expression : X = A . B
Truth table of AND gate:
Input Output
A B A.B
0 0 0
0 1 0
1 0 0
1 1 1
OR gate:
- Is a type of logic gate, which produces high (1) or true output when any one of the
input is high (1) or true.
- If all the input are low ( 0 )or false then the output will be low (0).
- Algebraic expression : X = A + B
Truth table of OR gate:
Input Output
A B A + B
0 0 0
0 1 1
1 0 1
1 1 1
NOT gate:
- Is a type of logic gate in which the output will be the complement or just reverse of
input.
- If the input will be low (0) or false then the output will be high (1) or true and vice
versa.
- Algebraic expression : X = A ‘ or A
A
Truth table of NOT gate:
Input Output
0 1
1 0
Comparison of AND, OR and NOT gate:
AND gate OR gate NOT gate
- Receives more than
one input and
produces only one
output
- Receives more than
one input and
produces only one
output
- Receives only one
input and gives only
one output
- If all signal are high,
the output will be high
- If anyone input signal
is high, the output
signal becomes high.
- It inverts high input
into low and low into
high, so called as
inverter.
NAND gate:
- Is the combination of AND and NOT gate.
- Is complement of AND gate.
- Algebraic expression : X = ( A . B) ’
Truth table of NAND gate:
Input
X = A . B X = ( A . B ) ‘
A B
0 0 0 1
0 1 0 1
1 0 0 1
1 1 1 0
NOR gate:
- Is the combination of OR and NOT gate.
- Is the complement of OR gate.
- Produces high (1) output when all inputs are low (0) otherwise, the output will be
low (0).
- Algebraic expression : X = ( A+B ) ‘
Truth table of NOR gate:
Input
X = A + B X = ( A + B ) ‘
A B
0 0 0 1
0 1 1 0
1 0 1 0
1 1 1 0
X-OR gate:
- Is exclusive OR gate which produces low (0) output when all the inputs are same
otherwise, the output will be high (1).
- Algebraic expression : X = A ’ . B + A . B ’
Truth table of X-OR gate:
Input Output
A B A’ B’ A’.B A.B’ A’.B + A.B’
0 0 1 1 0 0 0
0 1 1 0 1 0 1
1 0 0 1 0 1 1
1 1 0 0 0 0 0
X-NOR gate:
- Is exclusive NOR gate.
- Is just the complement of X-NOR gate which produces high (1) output when all the
inputs are either low (0) or high (1).
- Algebraic expression : X = A . B + A ‘ . B ’
Truth table of X-NOR gate:
Input Output
A B A’ B’ A’.B’ A.B A.B +
A’.B’
0 0 1 1 1 0 1
0 1 1 0 0 0 0
1 0 0 1 0 0 0
1 1 0 0 0 1 1
NAND and NOR gate as universal gate:
- Because these gates are efficient to implement any boolean function.
- The combination of NAND gate can be used to perform AND and NOT operation.
- The combination of NOR gate can be used to perform OR and NOT operation.
De-Morgan’s theorem:
● First theorem : “ The complement of sum equals to the product of the
complement.”
● Mathematically : ( A + B ) ‘ = A’ . B’
Input Ouput 1 Output 2
A B A + B ( A +B )’ A’ B’ A’ . B’
0 0 0 1 1 1 1
0 1 1 0 1 0 0
1 0 1 0 0 1 0
1 1 1 0 0 0 0
● Second theorem : “ The complement of a product is equal to the sum of the
complement. ”
● Mathematically: ( A . B ) ‘ = A’ + B’
Input Ouput 1 Output 2
A B A . B ( A . B )’ A’ B’ A’ + B’
0 0 0 1 1 1 1
0 1 1 1 1 0 1
1 0 1 1 0 1 1
1 1 1 0 0 0 0
Different laws of Boolean Algebra:
● Commutative law : i) A +B = B + A ii) A . B = B . A
● Distributive law : A . ( B + C ) = A . B + A . C
● Complement law : i) ( A’ ) ‘ = A ii) A . A’ = A
● Identity law : i) A . 0 = 0 ii) A + 0 = A iii) A . 1 = A
iv) A +1 =1
● Associative law : i) A + ( B + C ) = ( A + B) + C ii) A . ( B . C) = (A .
B) . C

More Related Content

What's hot

Explain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth TableExplain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth Tableelprocus
 
basic logic gates
 basic logic gates basic logic gates
basic logic gatesvishal gupta
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Student
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesDhwanil Champaneria
 
Ethernet and token ring
Ethernet and token ringEthernet and token ring
Ethernet and token ringAbhijeet Shah
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplificationUnsa Shakir
 
sequential circuits
sequential circuitssequential circuits
sequential circuitsUnsa Shakir
 
Guided And Unguided Media
Guided And Unguided MediaGuided And Unguided Media
Guided And Unguided MediaRajesh Yadav
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gatesKaushal Shah
 
Data Communication & Computer Networks: Multi level, multi transition & block...
Data Communication & Computer Networks: Multi level, multi transition & block...Data Communication & Computer Networks: Multi level, multi transition & block...
Data Communication & Computer Networks: Multi level, multi transition & block...Dr Rajiv Srivastava
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic GatesKumar
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in shortRojin Khadka
 

What's hot (20)

Logic gates presentation
Logic gates presentationLogic gates presentation
Logic gates presentation
 
Explain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth TableExplain Half Adder and Full Adder with Truth Table
Explain Half Adder and Full Adder with Truth Table
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
 
Logic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gatesLogic gates and NAND and NOR univarsal gates
Logic gates and NAND and NOR univarsal gates
 
Ethernet and token ring
Ethernet and token ringEthernet and token ring
Ethernet and token ring
 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
 
Logic gates
Logic gatesLogic gates
Logic gates
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
Logic gates
Logic gatesLogic gates
Logic gates
 
K - Map
  K - Map    K - Map
K - Map
 
sequential circuits
sequential circuitssequential circuits
sequential circuits
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
Guided And Unguided Media
Guided And Unguided MediaGuided And Unguided Media
Guided And Unguided Media
 
Nand and nor as a universal gates
Nand and nor as a universal gatesNand and nor as a universal gates
Nand and nor as a universal gates
 
Data Communication & Computer Networks: Multi level, multi transition & block...
Data Communication & Computer Networks: Multi level, multi transition & block...Data Communication & Computer Networks: Multi level, multi transition & block...
Data Communication & Computer Networks: Multi level, multi transition & block...
 
Boolean algebra And Logic Gates
Boolean algebra And Logic GatesBoolean algebra And Logic Gates
Boolean algebra And Logic Gates
 
boolean algrebra and logic gates in short
boolean algrebra and logic gates in shortboolean algrebra and logic gates in short
boolean algrebra and logic gates in short
 
Combinational circuit
Combinational circuitCombinational circuit
Combinational circuit
 
Adder
Adder Adder
Adder
 

Similar to Chapter 4. logic function and boolean algebra

Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andMuruganandhanD
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxWilliamJosephat1
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebraSARITHA REDDY
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxRithinA1
 
De Mornan Theory, Boolean Algebra, 7 logical get, truth table,
De Mornan Theory, Boolean Algebra, 7 logical get, truth table,  De Mornan Theory, Boolean Algebra, 7 logical get, truth table,
De Mornan Theory, Boolean Algebra, 7 logical get, truth table, DharmaKumariBhandari
 
Chapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesEr. Nawaraj Bhandari
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxProfVilasShamraoPati
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdfDamotTesfaye
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitKMJ Science Computer
 
physics investigatory on logic gates
physics investigatory on logic gatesphysics investigatory on logic gates
physics investigatory on logic gatesMoviesBuzz1
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparationPadam Rai
 
Electronic Circuits
Electronic  CircuitsElectronic  Circuits
Electronic Circuitsgavhays
 

Similar to Chapter 4. logic function and boolean algebra (20)

Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
 
Logic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers andLogic gates ,flip flop ,registers and
Logic gates ,flip flop ,registers and
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
Lecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptxLecture 04-Digital logic gates.pptx
Lecture 04-Digital logic gates.pptx
 
Digital logic gates and Boolean algebra
Digital logic gates and Boolean algebraDigital logic gates and Boolean algebra
Digital logic gates and Boolean algebra
 
chapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptxchapter 3 Boolean algebra (2).pptx
chapter 3 Boolean algebra (2).pptx
 
Logic Gates
Logic GatesLogic Gates
Logic Gates
 
Lec1 n
Lec1 nLec1 n
Lec1 n
 
Boolean algebra
Boolean algebraBoolean algebra
Boolean algebra
 
De Mornan Theory, Boolean Algebra, 7 logical get, truth table,
De Mornan Theory, Boolean Algebra, 7 logical get, truth table,  De Mornan Theory, Boolean Algebra, 7 logical get, truth table,
De Mornan Theory, Boolean Algebra, 7 logical get, truth table,
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Chapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic GatesChapter 2: Boolean Algebra and Logic Gates
Chapter 2: Boolean Algebra and Logic Gates
 
Digital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptxDigital Electronics-Review of Logic Gates.pptx
Digital Electronics-Review of Logic Gates.pptx
 
unit 3.pptx
unit 3.pptxunit 3.pptx
unit 3.pptx
 
Digital logic
Digital logicDigital logic
Digital logic
 
1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf1,basic and derived logic gates.pdf
1,basic and derived logic gates.pdf
 
Lecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuitLecture 2.4 logic_gate_&_simple_logic_circuit
Lecture 2.4 logic_gate_&_simple_logic_circuit
 
physics investigatory on logic gates
physics investigatory on logic gatesphysics investigatory on logic gates
physics investigatory on logic gates
 
Name dld preparation
Name dld preparationName dld preparation
Name dld preparation
 
Electronic Circuits
Electronic  CircuitsElectronic  Circuits
Electronic Circuits
 

More from Ashish KC

Andrew File System
Andrew File SystemAndrew File System
Andrew File SystemAshish KC
 
Case Study - SUN NFS
Case Study - SUN NFSCase Study - SUN NFS
Case Study - SUN NFSAshish KC
 
Models of Distributed System
Models of Distributed SystemModels of Distributed System
Models of Distributed SystemAshish KC
 
Name Services and Domain Name System
Name Services and Domain Name SystemName Services and Domain Name System
Name Services and Domain Name SystemAshish KC
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor ArchitectureAshish KC
 
File Service Architecture
File Service ArchitectureFile Service Architecture
File Service ArchitectureAshish KC
 
Types of Distributed System
Types of Distributed SystemTypes of Distributed System
Types of Distributed SystemAshish KC
 
Flynn's Taxonomy
Flynn's TaxonomyFlynn's Taxonomy
Flynn's TaxonomyAshish KC
 
Fundamental Concept of Parallel Processing
Fundamental Concept of Parallel ProcessingFundamental Concept of Parallel Processing
Fundamental Concept of Parallel ProcessingAshish KC
 
Distributed File System
Distributed File SystemDistributed File System
Distributed File SystemAshish KC
 
Fundamental Concept of Distributed Computing
Fundamental Concept of Distributed ComputingFundamental Concept of Distributed Computing
Fundamental Concept of Distributed ComputingAshish KC
 
Performance of Parallel Processors
Performance of Parallel ProcessorsPerformance of Parallel Processors
Performance of Parallel ProcessorsAshish KC
 
Multi Processor and Multi Computer Models
Multi Processor and Multi Computer ModelsMulti Processor and Multi Computer Models
Multi Processor and Multi Computer ModelsAshish KC
 
Design Goals of Distributed System
Design Goals of Distributed SystemDesign Goals of Distributed System
Design Goals of Distributed SystemAshish KC
 
Video Display
Video DisplayVideo Display
Video DisplayAshish KC
 
Storage Devices
Storage DevicesStorage Devices
Storage DevicesAshish KC
 
Introduction to Processor
Introduction to ProcessorIntroduction to Processor
Introduction to ProcessorAshish KC
 
Input Devices
Input DevicesInput Devices
Input DevicesAshish KC
 
Motherboard and System Devices
Motherboard and System DevicesMotherboard and System Devices
Motherboard and System DevicesAshish KC
 

More from Ashish KC (20)

Andrew File System
Andrew File SystemAndrew File System
Andrew File System
 
Case Study - SUN NFS
Case Study - SUN NFSCase Study - SUN NFS
Case Study - SUN NFS
 
Models of Distributed System
Models of Distributed SystemModels of Distributed System
Models of Distributed System
 
Name Services and Domain Name System
Name Services and Domain Name SystemName Services and Domain Name System
Name Services and Domain Name System
 
Uni Processor Architecture
Uni Processor ArchitectureUni Processor Architecture
Uni Processor Architecture
 
File Service Architecture
File Service ArchitectureFile Service Architecture
File Service Architecture
 
Types of Distributed System
Types of Distributed SystemTypes of Distributed System
Types of Distributed System
 
Flynn's Taxonomy
Flynn's TaxonomyFlynn's Taxonomy
Flynn's Taxonomy
 
Fundamental Concept of Parallel Processing
Fundamental Concept of Parallel ProcessingFundamental Concept of Parallel Processing
Fundamental Concept of Parallel Processing
 
Distributed File System
Distributed File SystemDistributed File System
Distributed File System
 
Fundamental Concept of Distributed Computing
Fundamental Concept of Distributed ComputingFundamental Concept of Distributed Computing
Fundamental Concept of Distributed Computing
 
Performance of Parallel Processors
Performance of Parallel ProcessorsPerformance of Parallel Processors
Performance of Parallel Processors
 
Multi Processor and Multi Computer Models
Multi Processor and Multi Computer ModelsMulti Processor and Multi Computer Models
Multi Processor and Multi Computer Models
 
Design Goals of Distributed System
Design Goals of Distributed SystemDesign Goals of Distributed System
Design Goals of Distributed System
 
Monitors
MonitorsMonitors
Monitors
 
Video Display
Video DisplayVideo Display
Video Display
 
Storage Devices
Storage DevicesStorage Devices
Storage Devices
 
Introduction to Processor
Introduction to ProcessorIntroduction to Processor
Introduction to Processor
 
Input Devices
Input DevicesInput Devices
Input Devices
 
Motherboard and System Devices
Motherboard and System DevicesMotherboard and System Devices
Motherboard and System Devices
 

Recently uploaded

Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...Fwdays
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxnull - The Open Security Community
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Mattias Andersson
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationSlibray Presentation
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Enterprise Knowledge
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024BookNet Canada
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphNeo4j
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024BookNet Canada
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...shyamraj55
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsHyundai Motor Group
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationRidwan Fadjar
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupFlorian Wilhelm
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsMark Billinghurst
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsPrecisely
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
costume and set research powerpoint presentation
costume and set research powerpoint presentationcostume and set research powerpoint presentation
costume and set research powerpoint presentationphoebematthew05
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticscarlostorres15106
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraDeakin University
 

Recently uploaded (20)

Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
 
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptxMaking_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
Making_way_through_DLL_hollowing_inspite_of_CFG_by_Debjeet Banerjee.pptx
 
Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?Are Multi-Cloud and Serverless Good or Bad?
Are Multi-Cloud and Serverless Good or Bad?
 
Connect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck PresentationConnect Wave/ connectwave Pitch Deck Presentation
Connect Wave/ connectwave Pitch Deck Presentation
 
Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024Designing IA for AI - Information Architecture Conference 2024
Designing IA for AI - Information Architecture Conference 2024
 
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
Transcript: New from BookNet Canada for 2024: BNC BiblioShare - Tech Forum 2024
 
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge GraphSIEMENS: RAPUNZEL – A Tale About Knowledge Graph
SIEMENS: RAPUNZEL – A Tale About Knowledge Graph
 
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
#StandardsGoals for 2024: What’s new for BISAC - Tech Forum 2024
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
 
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter RoadsSnow Chain-Integrated Tire for a Safe Drive on Winter Roads
Snow Chain-Integrated Tire for a Safe Drive on Winter Roads
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 
My Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 PresentationMy Hashitalk Indonesia April 2024 Presentation
My Hashitalk Indonesia April 2024 Presentation
 
Streamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project SetupStreamlining Python Development: A Guide to a Modern Project Setup
Streamlining Python Development: A Guide to a Modern Project Setup
 
Human Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR SystemsHuman Factors of XR: Using Human Factors to Design XR Systems
Human Factors of XR: Using Human Factors to Design XR Systems
 
Unlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power SystemsUnlocking the Potential of the Cloud for IBM Power Systems
Unlocking the Potential of the Cloud for IBM Power Systems
 
Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
costume and set research powerpoint presentation
costume and set research powerpoint presentationcostume and set research powerpoint presentation
costume and set research powerpoint presentation
 
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmaticsKotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
Kotlin Multiplatform & Compose Multiplatform - Starter kit for pragmatics
 
Artificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning eraArtificial intelligence in the post-deep learning era
Artificial intelligence in the post-deep learning era
 

Chapter 4. logic function and boolean algebra

  • 1. Chapter 4. Logic Function and Boolean Algebra
  • 2. Definition: - Is the algebra of two valued system of logic that determines the logical prepositions in terms of True or False. - The logic function and Boolean algebra both are integrated in one to design a logic circuit of computer or any electronic circuits.
  • 3. Example: ● Proposition : Any True or False declarative sentence is termed as proposition or statement. - George Boole was mathematician : True statement - The Sun rises in the west : False statement ● Negation: When a statement is presented by its contradiction, then that statement is known as negation statement. - let statement p = the king is brave then its negation is written as ~p = the king is not brave. - if p is true then ~p is false and if p is false then ~p is true.
  • 4. Boolean function: - Is an expression formed with binary variables, the two binary operators OR and AND, the unary operator NOT, parenthesis and equal sign. - Example: Boolean function F= ( abc ) is equal to 1 If a = 1 AND b = 1 AND c = 1, otherwise F = 0 - Boolean function is represented as an algebraic expression as well as truth table. A B A.B 0 0 0 0 1 0 1 0 0 1 1 1
  • 5. Boolean operator: - Is a symbol that performs and indicates any operation between two or more operands.4 - There basic operators in boolean function: a. AND operator ( Product operator) b. OR operator ( Addition operator ) c. NOT operator ( reverse operator )
  • 6. Logic Gate: - Is an electronic circuit to receive more than one input and deliver single output. - Gates are often called as logic circuit because they can be analyzed with boolean algebra. - The computer system is a set of gates. - ALU is responsible for mathematical and logical processing of data. - Three basic gates in digital computer: a. AND gate b. OR gate c. NOT gate
  • 7. AND gate: - Is a type of logic gate which produces high (1) or True output when all inputs are high(1), otherwise the output will be low(0) of false. - Algebraic Expression : X = A . B
  • 8. Truth table of AND gate: Input Output A B A.B 0 0 0 0 1 0 1 0 0 1 1 1
  • 9. OR gate: - Is a type of logic gate, which produces high (1) or true output when any one of the input is high (1) or true. - If all the input are low ( 0 )or false then the output will be low (0). - Algebraic expression : X = A + B
  • 10. Truth table of OR gate: Input Output A B A + B 0 0 0 0 1 1 1 0 1 1 1 1
  • 11. NOT gate: - Is a type of logic gate in which the output will be the complement or just reverse of input. - If the input will be low (0) or false then the output will be high (1) or true and vice versa. - Algebraic expression : X = A ‘ or A A
  • 12. Truth table of NOT gate: Input Output 0 1 1 0
  • 13. Comparison of AND, OR and NOT gate: AND gate OR gate NOT gate - Receives more than one input and produces only one output - Receives more than one input and produces only one output - Receives only one input and gives only one output - If all signal are high, the output will be high - If anyone input signal is high, the output signal becomes high. - It inverts high input into low and low into high, so called as inverter.
  • 14. NAND gate: - Is the combination of AND and NOT gate. - Is complement of AND gate. - Algebraic expression : X = ( A . B) ’
  • 15. Truth table of NAND gate: Input X = A . B X = ( A . B ) ‘ A B 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0
  • 16. NOR gate: - Is the combination of OR and NOT gate. - Is the complement of OR gate. - Produces high (1) output when all inputs are low (0) otherwise, the output will be low (0). - Algebraic expression : X = ( A+B ) ‘
  • 17. Truth table of NOR gate: Input X = A + B X = ( A + B ) ‘ A B 0 0 0 1 0 1 1 0 1 0 1 0 1 1 1 0
  • 18. X-OR gate: - Is exclusive OR gate which produces low (0) output when all the inputs are same otherwise, the output will be high (1). - Algebraic expression : X = A ’ . B + A . B ’
  • 19. Truth table of X-OR gate: Input Output A B A’ B’ A’.B A.B’ A’.B + A.B’ 0 0 1 1 0 0 0 0 1 1 0 1 0 1 1 0 0 1 0 1 1 1 1 0 0 0 0 0
  • 20. X-NOR gate: - Is exclusive NOR gate. - Is just the complement of X-NOR gate which produces high (1) output when all the inputs are either low (0) or high (1). - Algebraic expression : X = A . B + A ‘ . B ’
  • 21. Truth table of X-NOR gate: Input Output A B A’ B’ A’.B’ A.B A.B + A’.B’ 0 0 1 1 1 0 1 0 1 1 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 1
  • 22. NAND and NOR gate as universal gate: - Because these gates are efficient to implement any boolean function. - The combination of NAND gate can be used to perform AND and NOT operation. - The combination of NOR gate can be used to perform OR and NOT operation.
  • 23. De-Morgan’s theorem: ● First theorem : “ The complement of sum equals to the product of the complement.” ● Mathematically : ( A + B ) ‘ = A’ . B’ Input Ouput 1 Output 2 A B A + B ( A +B )’ A’ B’ A’ . B’ 0 0 0 1 1 1 1 0 1 1 0 1 0 0 1 0 1 0 0 1 0 1 1 1 0 0 0 0
  • 24. ● Second theorem : “ The complement of a product is equal to the sum of the complement. ” ● Mathematically: ( A . B ) ‘ = A’ + B’ Input Ouput 1 Output 2 A B A . B ( A . B )’ A’ B’ A’ + B’ 0 0 0 1 1 1 1 0 1 1 1 1 0 1 1 0 1 1 0 1 1 1 1 1 0 0 0 0
  • 25. Different laws of Boolean Algebra: ● Commutative law : i) A +B = B + A ii) A . B = B . A ● Distributive law : A . ( B + C ) = A . B + A . C ● Complement law : i) ( A’ ) ‘ = A ii) A . A’ = A ● Identity law : i) A . 0 = 0 ii) A + 0 = A iii) A . 1 = A iv) A +1 =1 ● Associative law : i) A + ( B + C ) = ( A + B) + C ii) A . ( B . C) = (A . B) . C