SlideShare a Scribd company logo
1 of 7
Phone: 09886223485
Email: asar2889@gmail.com
ASARUDEEN.S
OBJECTIVE:
Seeking to be an effective catalyst in motivating & team building through
value added initiatives, customer orientation, dedication and positively contributing to
organizational growth and enhancement as a Senior Hardware Engineer – Hardware Design
& Development.
CAREER DESCRIPTION
B.E graduate in Electronics & Communication Engineering, a self-motivated
Professional having a career span of 5.5 years associated with Defense, Aerospace & Medical
Industry since 3rdJan 2011.
• Acquired good knowledge in design of Analog and Digital circuits.
• Involved in all the phases of Hardware Development Life Cycle I,e requirements
analysis, component selection, design, development, system integration, testing and
Component level debugging.
• Possessing sound knowledge in Board Design, Board testing, Board Implementation
and debugging.
• Efficient in Communication, co-ordination and also have good interpersonal,
analytical & problem solving skills
TECHNICAL SKILL SET
CAPTURE DESIGN TOOL : ALTIUM DESIGNER & ORCAD CADANCE 16.6
DESIGN ANALYZING TOOLS : Gerber view Tool & PCB expedition Tool.
DOMAIN KNOWLEDGE : Design & development in Analog and Digital
DEBUGGING TOOLS : Oscilloscope, Digital Multi Meter & Signal Generator
PROGRAMMING TOOLS : Xilinx Impact, Code warrior Emulator
OPERATING SYSTEMS : Linux, Lynx, VxWorks and Windows.
BUS STANDARDS : VPX, VME, PCI and PCI-e .
PROTOCOL : I2C, SPI, UART and USB
WORK PROFILE
WIPRO TECHNOLOGIES (1st June 2015 – Till date)
Designation: Senior Project Engineer
CORNET TECHNOLOGY (14 July 2014 – 23rd
May 2015)
Designation: Hardware Design Engineer
Indus Teqsite Private Limited (3rd Jan 2011 – 30th June 2014)
Designation: Hardware Design Engineer
CAREER OVERVIEW
1. Involved in requirement study and analysis, preparation of design documents, &
Schematic design including Bill of Material (BOM).
2. Prepared checklist and guidelines for Hardware documents.
3. Experienced in designing of Power Supply LDO & BUCK Converters.
4. Worked with Transistors, MOSFET, Relays, ADC, DAC, OPAMP circuits, TTL & CMOS
Logic Circuits.
5. Knowledge in interfacing of Ethernet, USB, SDRAM, DDR2, DDR3, LPDDR2 SRIO,
PCI, PCI-e, VGA, Flash, PMIC, Battery Charger, Audio, RFID, NFC, LCD Display,
Camera and Barcode scanner with Processor.
6. Knowledge in designing Power Monitor Section that monitors Under Voltage & over
Voltage thereby enabling the reset if power requirement is not met.
7. Knowledge in designing Sequencing of Power Supplies.
8. Have analyzed the PCB defect in processor module and communicated the same to
the vendor.
9. Accountable for proto testing & qualification.
10. Prepared test procedure, generated test report and test log.
PROJECTS
IMX6 PROCESSOR BASED MEDICAL DEVICE
The Solaris Handheld system is planned to be a strip based diagnostic instrument for POC
testing. It can be used for multiple patients in professional healthcare settings. The system
consists of shell, core and a base unit. The core (measurement module) does the blood
parameter measurements and share the data with the shell (data manager) for processing. The
shell facilitates the user interaction and connectivity. The base unit acts as a power source to
the shell battery charging and also as a bridge to transfer or retrieve data to/from the hospital
DMS through wired network.
IMx6 Processor has a dual core, which can operate at speeds of up to 1 GHz. It includes a 3D
graphics processor, integrated power management, 32/64-bit LPDDR2-800 memory interface ,
and a number of other interfaces for connecting peripherals, such as WLAN, Bluetooth, displays,
and camera sensors.
The Module has 8GB eMMC for Storage, 24 bit RGB LCD Display with 5 inch capacitive touch
screen, Audio interface through on board Audio codec, WIFI & BT device for external
Communication. Camera & Barcode scanner for scanning the barcode. Accelerometer for
sensing device orientation with respect to gravity. IMx6 supports UART, I2C, and SPI for
communication purpose.
+5V DC input is given to the battery charger circuit which splits the power to the battery and to
the system load. The output from the battery charger is connected to the PMIC chip and the DC
to DC converter ICs, to generate the other power rails.
Roles and Responsibilities:
1. Understanding the requirements.
2. Components selection & Schematics Design.
3. BOM and Design analysis documents preparation.
4. Software design co-ordination.
5. Responsible for proto testing, Debugging & QAC clearance.
3U VPX BASED INTEL CORE I7 GEN 4 PROCESSOR DESIGN
CoreI7-Gen 4 Processor is one of the latest high performances and High Functionality 3U VPX
VITA 46 Air cooled based Module. The Processors are designed for two Chip Platform Consisting
of Processor and Platform Controller Hub. This Board Suitable for a range of application with
Industrial Control, Aerospace, Security and Defense Application.
CPU- 4th
Generation Intel ® Core™ i7-4700EQ (Hasewell) Processor is 64 bit , Quad Core, 6M
Cache, up to 3.4GHZ and Integrated Graphics Core Intel® HD Graphics 4600 ( 1 GHZ). It supports
Display Interface like VGA, DVI, DDI and HDMI. 16GB dual Channel DDR3L SDRAM running at
1600MHZ with ECC. On- Board 16GB NAND Flash for Storage Purpose. CPU supports x16 PCIe
3.0 SerDes Interface. IDT PCIe Switch x24 lane used for Board to Board data transfer via VPX
Data plane of Back Plane. x8 XMC Slot Provided for external Peripheral Interface.
Mobile Intel® QM87 Express Chipset PCH. DMI Interface used for CPU and PCH Communication.
Super IO (NCT6106D) Device Interfaced with PCH for Thermal, Power Management and
sequencing of Power Supplies.
Interface Used:
1. 14 USB 2.0 and 4 USB 3.0
2. 6 SATA Ports (3Gbps and 6Gbps)
3. Dual 10G Ethernet Interface(MAUI)
4. High Definition Audio Interface
5. SPI Flash & RTC Battery
6. VGA & DDI.
7. Dual RS232 Interface
6U VPX BASED QUAD 6678 DSP PROCESSOR DESIGN
TMS320C6678 DSP is one of the latest high performances Keystone DSP Processor. This Module
is 6U VPX based combines QUAD DSP processor with the serial switched fabric capabilities of the
new military aerospace COTS standard, VITA-46.
TMS320C6678 (Eight Core) is an integrated host processor from Texas Instruments, which
provides eight cores running up to 1.25GHz, 1GB DDR-3 memory controllers operates up to
800MHz clock rate and 1600MHz data rate with ECC, 32MB NOR Flash & 256MB NAND Flash.
IDT PCIe - Switch Supports x32 lane, Serial Rapid IO supports x24 lane which interface with each
DSP, Virtex7 FPGA and Backplane at data rate of 5Gbps. Marvell Ethernet Switch supports SGMII
interface with each DSP, FPGA and Backplane at data rate of 1Gbps. Each DSP supports UART,
I2C, SPI for communication purpose.
Roles and Responsibilities:
6. Understanding the requirements.
7. Components selection & Schematics Design.
8. BOM and Design analysis documents preparation.
9. Software design co-ordination.
10. Responsible for proto testing, Debugging & QAC clearance.
VPX BASED MPC 8641D POWER PC SBC DESIGN
MPC8641D is one of the latest high performances Power PC Processor. This Module is a 6U VPX
based Single Board Computer (SBC) combines Free-scale’s latest AltiVec enabled processor
8641D with the serial switched fabric capabilities of the new military aerospace COTS standard,
VITA-46.
MPC8640 (single core / dual core) is an integrated host processor from Free scale, which
provides one or two e600 cores running upto 1067MHz, 256MB dual DDR-II memory controllers
operates upto 233MHz clock rate and 566MHz data rate with ECC, 512MB Flash, x8 PCIe
interface, 4GbE controllers, x4 sRIO interface, x8 PCIe interface, dual UARTs & dual 12C channels
in a single package. The on board integral high speed fabric interconnect and PMC/XMC
interfaces enables multi Giga Byte data transfer.
Roles and Responsibilities:
• Understanding the requirements.
• Components selection & Schematics Design.
• BOM and Design analysis documents preparation.
• Software design co-ordination.
• Responsible for proto testing, Debugging & QAC clearance.
RUGGED MPC 7410 POWER PC SBC DESIGN
MPC7410 is one of the latest high performances Power PC Processor. It is a general-purpose
VME- based POWERPC board which is optimized for mission critical operations and designed for
users who require scalable, high performance processors, sophisticated I/O subsystems and high
levels of on-board integration.
This board includes standard functions like: Processor clocked to a maximum frequency of 400
MHz for MIL GRADE Power PC 7410, 32KB internal L1 Cache, 2MB of external L2 cache, user
SDRAM up to 512MB, on-board system flash 8Mbytes, on-board user flash up to 64M Bytes and
128K Bytes NVSRAM. It also features standard interfaces like two 10/100BaseT Ethernet
channel, three high speed USB communication ports and two industry standard PMC slots
enhance the I/O capability, allowing the users to provide program specific features by using
commercially available PMC module.
Roles and Responsibilities:
1. Understanding the requirements.
2. Components selection & Schematics Design.
3. BOM and Design analysis documents preparation.
4. Software design co-ordination.
5. Responsible for proto testing, Debugging & QAC clearance.
6. Environmental Testing (Stabilization, Thermal Shock & Vibration Shock)
DUAL CHANNEL 10/100/1000MBPS ETHERNET MODULE DESIGN
This is a PMC based Dual channel 10/100/1000Mbps Ethernet module used for high speed
Ethernet applications. Intel Ethernet controller is used for 10/100/1000Mbps Ethernet interface.
The module has two isolated channels. The field to system isolation is achieved by magnetics.
The host interface is done by 32/64 bit PCI bus. The field interface is done by RJ45 Jack/rear IO
connectors.
Roles and Responsibilities:
• Understanding the requirements.
• Components selection & Schematics Design.
• BOM and Design analysis documents preparation.
• Responsible for proto testing & QAC clearance.
EDUCATIONAL QUALIFICATION:
B.E (Electronics and communication Engineering) (2006-2010)
A.J College of Engineering,
Chennai.
Percentage: 78.3%
HSC (2006)
Govt Boys Higher Secondary School,
Nannilam.
Percentage: 80.2%
SSLC (2004)
Govt Boys Higher Secondary School,
Nannilam.
Percentage: 87.6%
PERSONAL INFORMATION:
Name : S.ASARUDEEN
Date of Birth : 28th
Feb, 1989
Father’s Name : K.Sheik Allavudeen
Nationality : Indian
Marital Status : Single
Hobbies : Playing Cricket and Listening music
Languages : English, Tamil
DECLARATION:
I hereby declare that the information furnished above are true to the best of
my knowledge.
Date: Yours Sincerely,
Place: [ASARUDEEN.S]
Chennai.
Percentage: 78.3%
HSC (2006)
Govt Boys Higher Secondary School,
Nannilam.
Percentage: 80.2%
SSLC (2004)
Govt Boys Higher Secondary School,
Nannilam.
Percentage: 87.6%
PERSONAL INFORMATION:
Name : S.ASARUDEEN
Date of Birth : 28th
Feb, 1989
Father’s Name : K.Sheik Allavudeen
Nationality : Indian
Marital Status : Single
Hobbies : Playing Cricket and Listening music
Languages : English, Tamil
DECLARATION:
I hereby declare that the information furnished above are true to the best of
my knowledge.
Date: Yours Sincerely,
Place: [ASARUDEEN.S]

More Related Content

What's hot

Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineerNarasimha Reddy
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorAltera Corporation
 
Sudhakar_Resume
Sudhakar_ResumeSudhakar_Resume
Sudhakar_Resumesudhakar
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer PortfolioAnupama Sujith
 
Basys3 rm
Basys3 rmBasys3 rm
Basys3 rmemicaya
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeDinesh Prasath
 
Nexys4ddr rm FPGA board Datasheet
Nexys4ddr rm  FPGA board DatasheetNexys4ddr rm  FPGA board Datasheet
Nexys4ddr rm FPGA board DatasheetOmkar Rane
 
Introduction to Embedded System: Chapter 2 (4th portion)
Introduction to Embedded System:  Chapter 2 (4th portion)Introduction to Embedded System:  Chapter 2 (4th portion)
Introduction to Embedded System: Chapter 2 (4th portion)Moe Moe Myint
 
Introduction to Embedded Systems I: Chapter 2 (1st portion)
Introduction to Embedded Systems I: Chapter 2 (1st portion)Introduction to Embedded Systems I: Chapter 2 (1st portion)
Introduction to Embedded Systems I: Chapter 2 (1st portion)Moe Moe Myint
 
Implementation of Low Bit Rate Vocoder for Speech Compression
Implementation of Low Bit Rate Vocoder for Speech CompressionImplementation of Low Bit Rate Vocoder for Speech Compression
Implementation of Low Bit Rate Vocoder for Speech CompressionIRJET Journal
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationMuhammad Muzaffar Khan
 
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS MOHAMMED FURQHAN
 
The Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor GraphicsThe Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor GraphicsIntel® Software
 
NAVIWALA_Resume_161118
NAVIWALA_Resume_161118NAVIWALA_Resume_161118
NAVIWALA_Resume_161118Iqbal Naviwala
 

What's hot (20)

Hardware Design engineer
Hardware Design engineerHardware Design engineer
Hardware Design engineer
 
Overview of Nios II Embedded Processor
Overview of Nios II Embedded ProcessorOverview of Nios II Embedded Processor
Overview of Nios II Embedded Processor
 
Sudhakar_Resume
Sudhakar_ResumeSudhakar_Resume
Sudhakar_Resume
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer Portfolio
 
Basys3 rm
Basys3 rmBasys3 rm
Basys3 rm
 
40120140504013
4012014050401340120140504013
40120140504013
 
LTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_ResumeLTTS_Dinesh Prasath_Resume
LTTS_Dinesh Prasath_Resume
 
Electronics Engineer
Electronics EngineerElectronics Engineer
Electronics Engineer
 
Nexys4ddr rm FPGA board Datasheet
Nexys4ddr rm  FPGA board DatasheetNexys4ddr rm  FPGA board Datasheet
Nexys4ddr rm FPGA board Datasheet
 
Introduction to Embedded System: Chapter 2 (4th portion)
Introduction to Embedded System:  Chapter 2 (4th portion)Introduction to Embedded System:  Chapter 2 (4th portion)
Introduction to Embedded System: Chapter 2 (4th portion)
 
Introduction to Embedded Systems I: Chapter 2 (1st portion)
Introduction to Embedded Systems I: Chapter 2 (1st portion)Introduction to Embedded Systems I: Chapter 2 (1st portion)
Introduction to Embedded Systems I: Chapter 2 (1st portion)
 
Implementation of Low Bit Rate Vocoder for Speech Compression
Implementation of Low Bit Rate Vocoder for Speech CompressionImplementation of Low Bit Rate Vocoder for Speech Compression
Implementation of Low Bit Rate Vocoder for Speech Compression
 
Xilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester PresentationXilinx virtex 7 fpga - Semester Presentation
Xilinx virtex 7 fpga - Semester Presentation
 
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
A CASE STUDY ON EMBEDDED SYSTEM SOFTWARE STACK LAYERS
 
Gandhimathi_CV
Gandhimathi_CVGandhimathi_CV
Gandhimathi_CV
 
New updated eet klf
New updated eet klfNew updated eet klf
New updated eet klf
 
RESUME
RESUMERESUME
RESUME
 
The Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor GraphicsThe Architecture of 11th Generation Intel® Processor Graphics
The Architecture of 11th Generation Intel® Processor Graphics
 
Dhamu
DhamuDhamu
Dhamu
 
NAVIWALA_Resume_161118
NAVIWALA_Resume_161118NAVIWALA_Resume_161118
NAVIWALA_Resume_161118
 

Viewers also liked

Economic_Theory_and_Policy_Report_1_12_2013
Economic_Theory_and_Policy_Report_1_12_2013Economic_Theory_and_Policy_Report_1_12_2013
Economic_Theory_and_Policy_Report_1_12_2013Atifa Mahmoodi
 
GROUP 7 MARKETING PRESENTATION document (1)
GROUP 7 MARKETING PRESENTATION document (1)GROUP 7 MARKETING PRESENTATION document (1)
GROUP 7 MARKETING PRESENTATION document (1)Atifa Mahmoodi
 
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660Atifa Mahmoodi
 
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_143rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14Atifa Mahmoodi
 
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014Atifa Mahmoodi
 
First Union Bank Report
First Union Bank ReportFirst Union Bank Report
First Union Bank ReportYogesh Kumar
 
Wireless+LAN+Technology+and+Security+Vulnerabilities
Wireless+LAN+Technology+and+Security+VulnerabilitiesWireless+LAN+Technology+and+Security+Vulnerabilities
Wireless+LAN+Technology+and+Security+VulnerabilitiesYogesh Kumar
 
Microsoft contribution license agreement
Microsoft contribution license agreementMicrosoft contribution license agreement
Microsoft contribution license agreementDung ngocdung
 
final international economics report submit
final international economics report submitfinal international economics report submit
final international economics report submitAtifa Mahmoodi
 
Atifa Capstone Final Report First Draft. (1)
Atifa Capstone Final Report First Draft. (1)Atifa Capstone Final Report First Draft. (1)
Atifa Capstone Final Report First Draft. (1)Atifa Mahmoodi
 
ไวยากรณ์เบื้องต้น
ไวยากรณ์เบื้องต้นไวยากรณ์เบื้องต้น
ไวยากรณ์เบื้องต้นPhaiboon Sopha
 
yeong_wang_resume_Jan_2015
yeong_wang_resume_Jan_2015yeong_wang_resume_Jan_2015
yeong_wang_resume_Jan_2015Yeong Wang
 

Viewers also liked (20)

amit
amitamit
amit
 
Economic_Theory_and_Policy_Report_1_12_2013
Economic_Theory_and_Policy_Report_1_12_2013Economic_Theory_and_Policy_Report_1_12_2013
Economic_Theory_and_Policy_Report_1_12_2013
 
GROUP 7 MARKETING PRESENTATION document (1)
GROUP 7 MARKETING PRESENTATION document (1)GROUP 7 MARKETING PRESENTATION document (1)
GROUP 7 MARKETING PRESENTATION document (1)
 
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660
India_Development_Profile_Atifa_Mahmoodi_03_04_2014_w1348660
 
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_143rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14
3rd_CW_Tesco_Analysis_Atifa_Mahmoodi_27_04_14
 
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014
New_Zealand_Atifa_Mahmoodi_Macroeconomic_Report_24_03_2014
 
First Union Bank Report
First Union Bank ReportFirst Union Bank Report
First Union Bank Report
 
Wireless+LAN+Technology+and+Security+Vulnerabilities
Wireless+LAN+Technology+and+Security+VulnerabilitiesWireless+LAN+Technology+and+Security+Vulnerabilities
Wireless+LAN+Technology+and+Security+Vulnerabilities
 
amit
amitamit
amit
 
Zara_Report
Zara_ReportZara_Report
Zara_Report
 
Microsoft contribution license agreement
Microsoft contribution license agreementMicrosoft contribution license agreement
Microsoft contribution license agreement
 
final international economics report submit
final international economics report submitfinal international economics report submit
final international economics report submit
 
Click to Edit
Click to EditClick to Edit
Click to Edit
 
ZYN22 Museum PP
ZYN22 Museum PPZYN22 Museum PP
ZYN22 Museum PP
 
Atifa Capstone Final Report First Draft. (1)
Atifa Capstone Final Report First Draft. (1)Atifa Capstone Final Report First Draft. (1)
Atifa Capstone Final Report First Draft. (1)
 
amit
amitamit
amit
 
ไวยากรณ์เบื้องต้น
ไวยากรณ์เบื้องต้นไวยากรณ์เบื้องต้น
ไวยากรณ์เบื้องต้น
 
ShanteMDuke
ShanteMDukeShanteMDuke
ShanteMDuke
 
Hisham cv updated
Hisham cv updated Hisham cv updated
Hisham cv updated
 
yeong_wang_resume_Jan_2015
yeong_wang_resume_Jan_2015yeong_wang_resume_Jan_2015
yeong_wang_resume_Jan_2015
 

Similar to Asar resume

FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionPersiPersi1
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Arvind Kumar
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016Renjini K
 
SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _ResumeSandeep Kumar
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2Oliver Stone
 
An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5Premier Farnell
 
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded SystemsSYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded SystemsArti Parab Academics
 
Brochure (2016-01-30)
Brochure (2016-01-30)Brochure (2016-01-30)
Brochure (2016-01-30)Jonah McLeod
 
Resume manish kumar
Resume manish kumarResume manish kumar
Resume manish kumarmanish kumar
 
Casp report
Casp reportCasp report
Casp reportqudhuqdh
 
Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1WE-IT TUTORIALS
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05Oliver Stone
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 

Similar to Asar resume (20)

A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGSA STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
A STUDY OF AN ENTRENCHED SYSTEM USING INTERNET OF THINGS
 
FPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusionFPGA_prototyping proccesing with conclusion
FPGA_prototyping proccesing with conclusion
 
Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions Pactron , Hardware, Board level & Manufacturing solutions
Pactron , Hardware, Board level & Manufacturing solutions
 
CV-RENJINIK-27062016
CV-RENJINIK-27062016CV-RENJINIK-27062016
CV-RENJINIK-27062016
 
SandeepKumar _Resume
SandeepKumar _ResumeSandeepKumar _Resume
SandeepKumar _Resume
 
Swapnil_Misal
Swapnil_MisalSwapnil_Misal
Swapnil_Misal
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2
 
An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5An Overview on Programmable System on Chip: PSoC-5
An Overview on Programmable System on Chip: PSoC-5
 
Bindu_Resume
Bindu_ResumeBindu_Resume
Bindu_Resume
 
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded SystemsSYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I   Core of Embedded Systems
SYBSC IT SEM IV EMBEDDED SYSTEMS UNIT I Core of Embedded Systems
 
Brochure (2016-01-30)
Brochure (2016-01-30)Brochure (2016-01-30)
Brochure (2016-01-30)
 
AXONIM Devices presentation
AXONIM Devices presentationAXONIM Devices presentation
AXONIM Devices presentation
 
Resume manish kumar
Resume manish kumarResume manish kumar
Resume manish kumar
 
Casp report
Casp reportCasp report
Casp report
 
Phillip 2015 08-28
Phillip 2015 08-28Phillip 2015 08-28
Phillip 2015 08-28
 
Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1Sybsc cs sem 3 physical computing and iot programming unit 1
Sybsc cs sem 3 physical computing and iot programming unit 1
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
CV_Arshad_21June16
CV_Arshad_21June16CV_Arshad_21June16
CV_Arshad_21June16
 

Recently uploaded

GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSCAESB
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixingviprabot1
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
pipeline in computer architecture design
pipeline in computer architecture  designpipeline in computer architecture  design
pipeline in computer architecture designssuser87fa0c1
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvLewisJB
 

Recently uploaded (20)

🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
🔝9953056974🔝!!-YOUNG call girls in Rajendra Nagar Escort rvice Shot 2000 nigh...
 
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
 
Effects of rheological properties on mixing
Effects of rheological properties on mixingEffects of rheological properties on mixing
Effects of rheological properties on mixing
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
pipeline in computer architecture design
pipeline in computer architecture  designpipeline in computer architecture  design
pipeline in computer architecture design
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
Work Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvvWork Experience-Dalton Park.pptxfvvvvvvv
Work Experience-Dalton Park.pptxfvvvvvvv
 

Asar resume

  • 1. Phone: 09886223485 Email: asar2889@gmail.com ASARUDEEN.S OBJECTIVE: Seeking to be an effective catalyst in motivating & team building through value added initiatives, customer orientation, dedication and positively contributing to organizational growth and enhancement as a Senior Hardware Engineer – Hardware Design & Development. CAREER DESCRIPTION B.E graduate in Electronics & Communication Engineering, a self-motivated Professional having a career span of 5.5 years associated with Defense, Aerospace & Medical Industry since 3rdJan 2011. • Acquired good knowledge in design of Analog and Digital circuits. • Involved in all the phases of Hardware Development Life Cycle I,e requirements analysis, component selection, design, development, system integration, testing and Component level debugging. • Possessing sound knowledge in Board Design, Board testing, Board Implementation and debugging. • Efficient in Communication, co-ordination and also have good interpersonal, analytical & problem solving skills TECHNICAL SKILL SET CAPTURE DESIGN TOOL : ALTIUM DESIGNER & ORCAD CADANCE 16.6 DESIGN ANALYZING TOOLS : Gerber view Tool & PCB expedition Tool. DOMAIN KNOWLEDGE : Design & development in Analog and Digital DEBUGGING TOOLS : Oscilloscope, Digital Multi Meter & Signal Generator PROGRAMMING TOOLS : Xilinx Impact, Code warrior Emulator OPERATING SYSTEMS : Linux, Lynx, VxWorks and Windows. BUS STANDARDS : VPX, VME, PCI and PCI-e . PROTOCOL : I2C, SPI, UART and USB
  • 2. WORK PROFILE WIPRO TECHNOLOGIES (1st June 2015 – Till date) Designation: Senior Project Engineer CORNET TECHNOLOGY (14 July 2014 – 23rd May 2015) Designation: Hardware Design Engineer Indus Teqsite Private Limited (3rd Jan 2011 – 30th June 2014) Designation: Hardware Design Engineer CAREER OVERVIEW 1. Involved in requirement study and analysis, preparation of design documents, & Schematic design including Bill of Material (BOM). 2. Prepared checklist and guidelines for Hardware documents. 3. Experienced in designing of Power Supply LDO & BUCK Converters. 4. Worked with Transistors, MOSFET, Relays, ADC, DAC, OPAMP circuits, TTL & CMOS Logic Circuits. 5. Knowledge in interfacing of Ethernet, USB, SDRAM, DDR2, DDR3, LPDDR2 SRIO, PCI, PCI-e, VGA, Flash, PMIC, Battery Charger, Audio, RFID, NFC, LCD Display, Camera and Barcode scanner with Processor. 6. Knowledge in designing Power Monitor Section that monitors Under Voltage & over Voltage thereby enabling the reset if power requirement is not met. 7. Knowledge in designing Sequencing of Power Supplies. 8. Have analyzed the PCB defect in processor module and communicated the same to the vendor. 9. Accountable for proto testing & qualification. 10. Prepared test procedure, generated test report and test log. PROJECTS IMX6 PROCESSOR BASED MEDICAL DEVICE The Solaris Handheld system is planned to be a strip based diagnostic instrument for POC testing. It can be used for multiple patients in professional healthcare settings. The system consists of shell, core and a base unit. The core (measurement module) does the blood parameter measurements and share the data with the shell (data manager) for processing. The shell facilitates the user interaction and connectivity. The base unit acts as a power source to the shell battery charging and also as a bridge to transfer or retrieve data to/from the hospital DMS through wired network. IMx6 Processor has a dual core, which can operate at speeds of up to 1 GHz. It includes a 3D graphics processor, integrated power management, 32/64-bit LPDDR2-800 memory interface ,
  • 3. and a number of other interfaces for connecting peripherals, such as WLAN, Bluetooth, displays, and camera sensors. The Module has 8GB eMMC for Storage, 24 bit RGB LCD Display with 5 inch capacitive touch screen, Audio interface through on board Audio codec, WIFI & BT device for external Communication. Camera & Barcode scanner for scanning the barcode. Accelerometer for sensing device orientation with respect to gravity. IMx6 supports UART, I2C, and SPI for communication purpose. +5V DC input is given to the battery charger circuit which splits the power to the battery and to the system load. The output from the battery charger is connected to the PMIC chip and the DC to DC converter ICs, to generate the other power rails. Roles and Responsibilities: 1. Understanding the requirements. 2. Components selection & Schematics Design. 3. BOM and Design analysis documents preparation. 4. Software design co-ordination. 5. Responsible for proto testing, Debugging & QAC clearance. 3U VPX BASED INTEL CORE I7 GEN 4 PROCESSOR DESIGN CoreI7-Gen 4 Processor is one of the latest high performances and High Functionality 3U VPX VITA 46 Air cooled based Module. The Processors are designed for two Chip Platform Consisting of Processor and Platform Controller Hub. This Board Suitable for a range of application with Industrial Control, Aerospace, Security and Defense Application. CPU- 4th Generation Intel ® Core™ i7-4700EQ (Hasewell) Processor is 64 bit , Quad Core, 6M Cache, up to 3.4GHZ and Integrated Graphics Core Intel® HD Graphics 4600 ( 1 GHZ). It supports Display Interface like VGA, DVI, DDI and HDMI. 16GB dual Channel DDR3L SDRAM running at 1600MHZ with ECC. On- Board 16GB NAND Flash for Storage Purpose. CPU supports x16 PCIe 3.0 SerDes Interface. IDT PCIe Switch x24 lane used for Board to Board data transfer via VPX Data plane of Back Plane. x8 XMC Slot Provided for external Peripheral Interface. Mobile Intel® QM87 Express Chipset PCH. DMI Interface used for CPU and PCH Communication. Super IO (NCT6106D) Device Interfaced with PCH for Thermal, Power Management and sequencing of Power Supplies. Interface Used: 1. 14 USB 2.0 and 4 USB 3.0 2. 6 SATA Ports (3Gbps and 6Gbps) 3. Dual 10G Ethernet Interface(MAUI) 4. High Definition Audio Interface 5. SPI Flash & RTC Battery 6. VGA & DDI. 7. Dual RS232 Interface
  • 4. 6U VPX BASED QUAD 6678 DSP PROCESSOR DESIGN TMS320C6678 DSP is one of the latest high performances Keystone DSP Processor. This Module is 6U VPX based combines QUAD DSP processor with the serial switched fabric capabilities of the new military aerospace COTS standard, VITA-46. TMS320C6678 (Eight Core) is an integrated host processor from Texas Instruments, which provides eight cores running up to 1.25GHz, 1GB DDR-3 memory controllers operates up to 800MHz clock rate and 1600MHz data rate with ECC, 32MB NOR Flash & 256MB NAND Flash. IDT PCIe - Switch Supports x32 lane, Serial Rapid IO supports x24 lane which interface with each DSP, Virtex7 FPGA and Backplane at data rate of 5Gbps. Marvell Ethernet Switch supports SGMII interface with each DSP, FPGA and Backplane at data rate of 1Gbps. Each DSP supports UART, I2C, SPI for communication purpose. Roles and Responsibilities: 6. Understanding the requirements. 7. Components selection & Schematics Design. 8. BOM and Design analysis documents preparation. 9. Software design co-ordination. 10. Responsible for proto testing, Debugging & QAC clearance. VPX BASED MPC 8641D POWER PC SBC DESIGN MPC8641D is one of the latest high performances Power PC Processor. This Module is a 6U VPX based Single Board Computer (SBC) combines Free-scale’s latest AltiVec enabled processor 8641D with the serial switched fabric capabilities of the new military aerospace COTS standard, VITA-46. MPC8640 (single core / dual core) is an integrated host processor from Free scale, which provides one or two e600 cores running upto 1067MHz, 256MB dual DDR-II memory controllers operates upto 233MHz clock rate and 566MHz data rate with ECC, 512MB Flash, x8 PCIe interface, 4GbE controllers, x4 sRIO interface, x8 PCIe interface, dual UARTs & dual 12C channels in a single package. The on board integral high speed fabric interconnect and PMC/XMC interfaces enables multi Giga Byte data transfer. Roles and Responsibilities: • Understanding the requirements. • Components selection & Schematics Design. • BOM and Design analysis documents preparation. • Software design co-ordination. • Responsible for proto testing, Debugging & QAC clearance.
  • 5. RUGGED MPC 7410 POWER PC SBC DESIGN MPC7410 is one of the latest high performances Power PC Processor. It is a general-purpose VME- based POWERPC board which is optimized for mission critical operations and designed for users who require scalable, high performance processors, sophisticated I/O subsystems and high levels of on-board integration. This board includes standard functions like: Processor clocked to a maximum frequency of 400 MHz for MIL GRADE Power PC 7410, 32KB internal L1 Cache, 2MB of external L2 cache, user SDRAM up to 512MB, on-board system flash 8Mbytes, on-board user flash up to 64M Bytes and 128K Bytes NVSRAM. It also features standard interfaces like two 10/100BaseT Ethernet channel, three high speed USB communication ports and two industry standard PMC slots enhance the I/O capability, allowing the users to provide program specific features by using commercially available PMC module. Roles and Responsibilities: 1. Understanding the requirements. 2. Components selection & Schematics Design. 3. BOM and Design analysis documents preparation. 4. Software design co-ordination. 5. Responsible for proto testing, Debugging & QAC clearance. 6. Environmental Testing (Stabilization, Thermal Shock & Vibration Shock) DUAL CHANNEL 10/100/1000MBPS ETHERNET MODULE DESIGN This is a PMC based Dual channel 10/100/1000Mbps Ethernet module used for high speed Ethernet applications. Intel Ethernet controller is used for 10/100/1000Mbps Ethernet interface. The module has two isolated channels. The field to system isolation is achieved by magnetics. The host interface is done by 32/64 bit PCI bus. The field interface is done by RJ45 Jack/rear IO connectors. Roles and Responsibilities: • Understanding the requirements. • Components selection & Schematics Design. • BOM and Design analysis documents preparation. • Responsible for proto testing & QAC clearance. EDUCATIONAL QUALIFICATION: B.E (Electronics and communication Engineering) (2006-2010) A.J College of Engineering,
  • 6. Chennai. Percentage: 78.3% HSC (2006) Govt Boys Higher Secondary School, Nannilam. Percentage: 80.2% SSLC (2004) Govt Boys Higher Secondary School, Nannilam. Percentage: 87.6% PERSONAL INFORMATION: Name : S.ASARUDEEN Date of Birth : 28th Feb, 1989 Father’s Name : K.Sheik Allavudeen Nationality : Indian Marital Status : Single Hobbies : Playing Cricket and Listening music Languages : English, Tamil DECLARATION: I hereby declare that the information furnished above are true to the best of my knowledge. Date: Yours Sincerely, Place: [ASARUDEEN.S]
  • 7. Chennai. Percentage: 78.3% HSC (2006) Govt Boys Higher Secondary School, Nannilam. Percentage: 80.2% SSLC (2004) Govt Boys Higher Secondary School, Nannilam. Percentage: 87.6% PERSONAL INFORMATION: Name : S.ASARUDEEN Date of Birth : 28th Feb, 1989 Father’s Name : K.Sheik Allavudeen Nationality : Indian Marital Status : Single Hobbies : Playing Cricket and Listening music Languages : English, Tamil DECLARATION: I hereby declare that the information furnished above are true to the best of my knowledge. Date: Yours Sincerely, Place: [ASARUDEEN.S]