SlideShare a Scribd company logo
1 of 47
Javaria Batool
2007-ag-153
(M-phil 3rd )
What is an IC …...??
Integrated circuit, commonly referred to as an IC, is a microscopic array of
electronic circuits and components that has been diffused or implanted onto
the surface of a single crystal, or chip, of semiconducting material such as
silicon.
Where ICs are
present…???
Microprocessors (MPUs) - act as the
Brains of Computers.
Digital Signal Processors (DSPs) -
process signals, such as image
Application Specific Integrated
Circuits (ASICs)
Types of ICs on basis of
structure
Thin and thick Film ICs
Monolithic ICs
Hybrid ICs
Thick and Thin film
ICs…
Both have similar appearance, properties and general
characteristics.
These ICs are form on the surface of the an insulating
substrate such as glass or ceramic material.
Moreover only the resistor capacitor and inductor
can be formed by using thick and thin film technique.
What is different between Thick & Thin film ICs
“The essential difference
between thick and thick
film ICs is not their
relative thickness but the
method of depositing the
film”
We look
Same..
??
Thin film ICs fabrication
Vacuum evaporation :
 Done in ultra high vacuum
 Thin film of vaporized material is deposited on the glass or ceramic
substrate .Target material is vaporized either by resistance heating or by
electron beam
 Gasses entrapment is negligible because of ultra high vacuum
Technique for depositing thin film
Sputter deposition:
 In this method, the target material(cathode) is bombarded by
energetic ions to release atoms.
 These atoms are than condensed on the substrate to form the film.
 Sputtering, unlike evaporation is very well controlled and it is generally
applicable to all material metals, alloy, semiconductors and insulator
Thick film ICs fabrication
Silk screen printing technique :
 Devices can be formed by using the masks called screens
 Screens are placed on the substrate and inks (conducting or
insulating materials pastes )are wiped across the screen
 Screens are removed and formulation are fired at high
temperature (about 600◦C) that bounded the inks permanently
with the substrate
Fabrication of different
components by thin and thick film
technique
Resister and conductor are formed by varying the width
and thickness of film and by using the material of
different resistivity.
Capacitor are produced by an insulating oxide film
between two conductive films.
Small inductor can be made by depositing a spiral
formation of the film.
Transistor and diode can not formed so these are
externally added and interconnected by wires.
Monolithic ICs
Mono is stand for “single”and lithic mean “layer”
All components and their interconnection are formed on a
single wafer called semiconductor substrate
Fabrication of Monolithic ICs
Two methods for fabrication
Deposition method
All components are fabricated on n-type or p-type
substrate
Epitaxial method
 In “Epitaxial method “a thin layer of n-type is grown over a p-type
substrate and than it used for fabrication of components.
 The Epitaxial technique is better than Diffusion technique as the
components characteristics are improved because of uniformity of
doping in the epitaxial layer.
 The thickness of epitaxial layer is about 15 micrometer
How impurities introduced within
wafer
There are two method for the addition of impurities
into substrate
 Thermal Diffusion
 Ion implantation
Thermal Diffusion
 The wafer is placed in a furnace at 1200◦c
 introducing a gas containing impurity.
Impurity atoms diffused into the crystal because
their tendency for moving from high to low density
region.
Ion implantation
 Impurity ions is accelerated by using electric filed
 Ion implantation provides precise control over the
depth of dopant
 Ion implantation can be done at relatively low
temperature
Logic Circuit Design / Layout Design
 A logic circuit diagram is drawn to determine the
electronic circuit required for the requested function.
 Once the logic circuit diagram is complete,
simulations are performed multiple times to test the
circuit’s operation.
Photomask Creation
The photo mask is a
copy of the circuit
pattern, drawn on a
glass plate coated with a
metallic film.
The glass plate lets light
pass, but the metallic
film does not.
Silicon ingot preparation
 Sand, especially quartz, has high percentages of silicon is the base
ingredient for semiconductor manufacturing.
 silicon is purified in multiple steps to finally reach semiconductor
manufacturing quality and p-type impurity is induced to change electric
characteristics
 A high-purity, single-crystal silicon called "99.999999999% is grown to
form an ingot.
 The ingot is doped with accepter impurity to form p-type substrate
Ingot Slicing
The silicon ingot is cut into
thin slices (25mm in diameter
& 200µm in thickness) called
wafer.
wafer polishing
These silicon wafers being lapped and
polish to mirror finish serves as substrate to
hundred of ICs.
Advantage of polishing that it remove
scratches that come during cutting
Epitaxial growth
 On the high p-type substrate
an n-type silicon layer (about
15µm thick) is grown by
placing the wafer in a furnace at
1200◦c
 Introducing a gas containing
donor impurity.
 The thickness of the epitaxial
layer is depends on the
temperature and time used for
thermal diffusion.
 Epitaxial layer ultimately
become the collector for a
transistor or an element for
diode or a capacitor.
Oxidation
The layer of SiO2 is grown over
the epitaxial layer
Si +O2 SiO2
The wafer expose to an oxygen
atmosphere at about 1000◦C
Thickness of layer depends
upon the temperature and the
time for which wafer exposed to
thermal oxidation .
Photolithography
When a sample of silicon is covered with silicon dioxide,
the oxide layer act as barrier to the diffusion of
impurities.
 p-n junction can thus formed in selected region by first
covering the sample with layer of oxide and than
removal of oxide layer from selected region (to diffusion
of impurity)
 The selective removal of oxide in the desired area is
performed by the photolithography .
Step#1: photoresist coating
 The wafer is coated with
thin layer of light sensitive
material that is photo-
resist
 The photo resist applying
to the centre of wafer.
 The wafer accelerate
rapidly to the speed 3000
RPM that form thin layer
of photo resist over the
surface
Step#2: Mask Alignment
The photoresist coated wafer is aligned
with the mask by placing the wafer in mask
aligner
Step#3: Exposure to UV light
The wafer surface with mask
exposed to ultra violet light.
 The photo-resist below the
transparent region of photo-
mask polymerized
Step#4:Developement
 The wafer is developed (by using chemical
trichloroethylene) to remove un-polymerized
photo-resists.
 After the development, photoresist is left on
the wafer surface in the shape of the mask
pattern.
Photoresist
Polymerized Photoresist
Step#5: Etching
"Etching" refers to the physical or chemical etching
of oxide films.
 Uncovered SiO2 is etched by solution of HF.
SiO2
Polymerized Photoresist
Step#6:Photoresist Stripping
 The photoresist remaining on the wafer surface
is no longer necessary after etching is complete.
 The polymerized photoresist is stripped by
using the H2SO4
Window for diffusion of impurity
Isolation diffusion
After the etching in desired area is doped with p-type impurity that has
following advantages
 By p-type diffusion the n-type epitaxial layer is isolated into islands on which
transistor or some other component is fabricated.
 The P+ result in improve isolation between the different components that form
on same chip
Base formation
During the base formation process
a new layer of SiO2 is formed over
the wafer
 The new pattern of opening creating
depending upon the circuit need.
In this opening p-type impurity is
diffused this act as base region for
an transistor and as well as resister or
anode for diode or junction
capacitor.
Emitter diffusion
For emitter diffusion again a layer of
SiO2 is formed over entire surface
again new pattern of opening creating
depending upon the circuit need .
In the opening in desired region n-type
impurity is diffused this act as the
emitter for the transistor .
Metallization
 Metallization is done and providing
bonding pads around the
circumference of the chip for the
later connection of wires.
 Al is used for metallization
 Al is deposited by vacuum
evaporation technique and etched
for the desired region by using
photolithography.
Circuit probing
Each IC on the wafer is
checked electrically for
the proper performance
probes .
 Faulty chips are
marked and discard
after the wafer has been
scribed and broken
down into the individual
chips.
Scribing and separating into the
chips
After the circuit probing ,wafer is broken into
the individual chips containing the integrated
circuits. For this purpose, wafer s are first
scribed with a diamond tipped tool and than
separated into the single chip.
Mounting and packing
The individual chip is
very small and brittle.
Hence it is soldered
on a gold plate header
trough witch leads are
already connected
Summary of
Fabrication
Limitation to film & monolithic
ICs
Transistor and diode can not formed by using film
technique
Inductor cannot formed by using monolithic
technique
Hybrid ICs
 Such circuits are formed either by
inter-connecting a number of
individual chips or by combination
of monolithic and film ICs.
 In such IC the transistors & diode
are first formed within the silicon
wafer (using monolithic technique).
 which is subsequently covered
with an insulating layer such as
SiO2 .
 Film technique is than employed
to form the resister,inductor)
components on the SiO2 surface.
 Connections are made from film to
monolithic through the windows
cut into the SiO2 layer.
Thanks
Any question..??

More Related Content

What's hot

MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
A. S. M. Jannatul Islam
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
Manjushree Mashal
 

What's hot (20)

MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 
Mosfet
MosfetMosfet
Mosfet
 
Fabrication process of Integrated Circuit (IC's)
Fabrication process of Integrated Circuit (IC's)Fabrication process of Integrated Circuit (IC's)
Fabrication process of Integrated Circuit (IC's)
 
Mosfet
MosfetMosfet
Mosfet
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)
 
Mosfet
MosfetMosfet
Mosfet
 
Optical communication
Optical communicationOptical communication
Optical communication
 
Wafer preparation
Wafer preparationWafer preparation
Wafer preparation
 
SOI
SOISOI
SOI
 
Dfb
DfbDfb
Dfb
 
MOSFET fabrication 12
MOSFET fabrication 12MOSFET fabrication 12
MOSFET fabrication 12
 
waveguides-ppt
waveguides-pptwaveguides-ppt
waveguides-ppt
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
Vlsi ppt priyanka
Vlsi ppt priyankaVlsi ppt priyanka
Vlsi ppt priyanka
 
Integrated circuits
Integrated circuitsIntegrated circuits
Integrated circuits
 
Fabrication steps of IC
Fabrication steps of ICFabrication steps of IC
Fabrication steps of IC
 
Introduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation techniqueIntroduction to SILVACO and MOSFET Simulation technique
Introduction to SILVACO and MOSFET Simulation technique
 
Impatt diode
Impatt diodeImpatt diode
Impatt diode
 
Physics presentation(step index and graded index)
Physics presentation(step index and graded index)Physics presentation(step index and graded index)
Physics presentation(step index and graded index)
 
IC Fabrication Process
IC Fabrication ProcessIC Fabrication Process
IC Fabrication Process
 

Viewers also liked

Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparation
Dr. Ghanshyam Singh
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing process
adi mandloi
 
Analysis and design of analog integrated circuits
Analysis and design of analog integrated circuitsAnalysis and design of analog integrated circuits
Analysis and design of analog integrated circuits
Badam Gantumur
 
Integrated circuits
Integrated circuitsIntegrated circuits
Integrated circuits
Naveen Sihag
 
Lecture note macine & drives (power electronic converter)
Lecture note macine & drives (power electronic converter)Lecture note macine & drives (power electronic converter)
Lecture note macine & drives (power electronic converter)
Faiz Mansur
 

Viewers also liked (20)

Intigrated circuit
Intigrated circuitIntigrated circuit
Intigrated circuit
 
Integrated Circuits
Integrated CircuitsIntegrated Circuits
Integrated Circuits
 
Lecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparationLecture 2 ic fabrication processing & wafer preparation
Lecture 2 ic fabrication processing & wafer preparation
 
Wafer manufacturing process
Wafer manufacturing processWafer manufacturing process
Wafer manufacturing process
 
Basic Electronics
Basic ElectronicsBasic Electronics
Basic Electronics
 
Analysis and design of analog integrated circuits
Analysis and design of analog integrated circuitsAnalysis and design of analog integrated circuits
Analysis and design of analog integrated circuits
 
Making of an Application Specific Integrated Circuit
Making of an Application Specific Integrated CircuitMaking of an Application Specific Integrated Circuit
Making of an Application Specific Integrated Circuit
 
integrated circuits
integrated circuitsintegrated circuits
integrated circuits
 
Integrated circuit
Integrated circuitIntegrated circuit
Integrated circuit
 
Integrated circuit
Integrated circuitIntegrated circuit
Integrated circuit
 
BiCMOS Technology
BiCMOS TechnologyBiCMOS Technology
BiCMOS Technology
 
Integrated circuits
Integrated circuitsIntegrated circuits
Integrated circuits
 
Lecture 8
Lecture 8Lecture 8
Lecture 8
 
Vlsi 2
Vlsi 2Vlsi 2
Vlsi 2
 
Basic Electronic Components used in PCB Designing
Basic Electronic Components used in PCB DesigningBasic Electronic Components used in PCB Designing
Basic Electronic Components used in PCB Designing
 
Lecture note macine & drives (power electronic converter)
Lecture note macine & drives (power electronic converter)Lecture note macine & drives (power electronic converter)
Lecture note macine & drives (power electronic converter)
 
Mos and cmos technology
Mos and cmos technologyMos and cmos technology
Mos and cmos technology
 
Photonic Integrated Circuit Technology
Photonic Integrated Circuit TechnologyPhotonic Integrated Circuit Technology
Photonic Integrated Circuit Technology
 
Field-Effect Transistors
Field-Effect TransistorsField-Effect Transistors
Field-Effect Transistors
 
Logic families
Logic familiesLogic families
Logic families
 

Similar to integrated circuit febrication

Manufacturing of microprocessor
Manufacturing of microprocessorManufacturing of microprocessor
Manufacturing of microprocessor
Sam
 
Vlsi assembly technology
Vlsi  assembly technologyVlsi  assembly technology
Vlsi assembly technology
Ashu0711
 
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De BunkersEDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
RGPV De Bunkers
 
The Using Of Optical Fibers in Communications
The Using Of Optical Fibers in CommunicationsThe Using Of Optical Fibers in Communications
The Using Of Optical Fibers in Communications
Andrew William
 
Bipolar transistor fabrication new new new
Bipolar transistor fabrication new new newBipolar transistor fabrication new new new
Bipolar transistor fabrication new new new
AbhroneelMoitra
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
Ankita Jaiswal
 

Similar to integrated circuit febrication (20)

Monolithic implementation of parasitic elements
Monolithic implementation of parasitic elementsMonolithic implementation of parasitic elements
Monolithic implementation of parasitic elements
 
integratedcircuits
integratedcircuitsintegratedcircuits
integratedcircuits
 
Ic fab
Ic fabIc fab
Ic fab
 
Chapter 1-IC Fabrication.pptx
Chapter 1-IC Fabrication.pptxChapter 1-IC Fabrication.pptx
Chapter 1-IC Fabrication.pptx
 
Manufacturing of microprocessor
Manufacturing of microprocessorManufacturing of microprocessor
Manufacturing of microprocessor
 
INTEGRATED CIRCUIT
INTEGRATED CIRCUITINTEGRATED CIRCUIT
INTEGRATED CIRCUIT
 
Vlsi assembly technology
Vlsi  assembly technologyVlsi  assembly technology
Vlsi assembly technology
 
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De BunkersEDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
EDC Unit-5 Introduction to Integrated Circuits (ICs) | RGPV De Bunkers
 
Priyanka edited2
Priyanka edited2Priyanka edited2
Priyanka edited2
 
MONOLITHIC IC PROCESSES ppt.pptx
MONOLITHIC IC PROCESSES ppt.pptxMONOLITHIC IC PROCESSES ppt.pptx
MONOLITHIC IC PROCESSES ppt.pptx
 
The Using Of Optical Fibers in Communications
The Using Of Optical Fibers in CommunicationsThe Using Of Optical Fibers in Communications
The Using Of Optical Fibers in Communications
 
Optical Instrumentation 11. Optical Fibre
Optical Instrumentation   11. Optical FibreOptical Instrumentation   11. Optical Fibre
Optical Instrumentation 11. Optical Fibre
 
Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974Fundamentals of-ic-chip-manufacturing-win974
Fundamentals of-ic-chip-manufacturing-win974
 
Bipolar transistor fabrication new new new
Bipolar transistor fabrication new new newBipolar transistor fabrication new new new
Bipolar transistor fabrication new new new
 
Introduction To Microelectronics
Introduction To MicroelectronicsIntroduction To Microelectronics
Introduction To Microelectronics
 
Ue 1(v sem)
Ue 1(v sem)Ue 1(v sem)
Ue 1(v sem)
 
99997340.pdf
99997340.pdf99997340.pdf
99997340.pdf
 
IC design: Microelectronic Technology.pptx
IC design: Microelectronic Technology.pptxIC design: Microelectronic Technology.pptx
IC design: Microelectronic Technology.pptx
 
Integrated circuits ic
Integrated circuits ic Integrated circuits ic
Integrated circuits ic
 
Chips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptxChips and it’s Manufacturing.pptx
Chips and it’s Manufacturing.pptx
 

Recently uploaded

Bacterial Identification and Classifications
Bacterial Identification and ClassificationsBacterial Identification and Classifications
Bacterial Identification and Classifications
Areesha Ahmad
 
Disentangling the origin of chemical differences using GHOST
Disentangling the origin of chemical differences using GHOSTDisentangling the origin of chemical differences using GHOST
Disentangling the origin of chemical differences using GHOST
Sérgio Sacani
 
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
ssuser79fe74
 
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
Sérgio Sacani
 
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdfPests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
PirithiRaju
 
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
Lokesh Kothari
 
Biopesticide (2).pptx .This slides helps to know the different types of biop...
Biopesticide (2).pptx  .This slides helps to know the different types of biop...Biopesticide (2).pptx  .This slides helps to know the different types of biop...
Biopesticide (2).pptx .This slides helps to know the different types of biop...
RohitNehra6
 

Recently uploaded (20)

GBSN - Microbiology (Unit 2)
GBSN - Microbiology (Unit 2)GBSN - Microbiology (Unit 2)
GBSN - Microbiology (Unit 2)
 
Nanoparticles synthesis and characterization​ ​
Nanoparticles synthesis and characterization​  ​Nanoparticles synthesis and characterization​  ​
Nanoparticles synthesis and characterization​ ​
 
Animal Communication- Auditory and Visual.pptx
Animal Communication- Auditory and Visual.pptxAnimal Communication- Auditory and Visual.pptx
Animal Communication- Auditory and Visual.pptx
 
Isotopic evidence of long-lived volcanism on Io
Isotopic evidence of long-lived volcanism on IoIsotopic evidence of long-lived volcanism on Io
Isotopic evidence of long-lived volcanism on Io
 
Bacterial Identification and Classifications
Bacterial Identification and ClassificationsBacterial Identification and Classifications
Bacterial Identification and Classifications
 
❤Jammu Kashmir Call Girls 8617697112 Personal Whatsapp Number 💦✅.
❤Jammu Kashmir Call Girls 8617697112 Personal Whatsapp Number 💦✅.❤Jammu Kashmir Call Girls 8617697112 Personal Whatsapp Number 💦✅.
❤Jammu Kashmir Call Girls 8617697112 Personal Whatsapp Number 💦✅.
 
Botany 4th semester file By Sumit Kumar yadav.pdf
Botany 4th semester file By Sumit Kumar yadav.pdfBotany 4th semester file By Sumit Kumar yadav.pdf
Botany 4th semester file By Sumit Kumar yadav.pdf
 
Disentangling the origin of chemical differences using GHOST
Disentangling the origin of chemical differences using GHOSTDisentangling the origin of chemical differences using GHOST
Disentangling the origin of chemical differences using GHOST
 
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
Chemical Tests; flame test, positive and negative ions test Edexcel Internati...
 
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
Discovery of an Accretion Streamer and a Slow Wide-angle Outflow around FUOri...
 
Pulmonary drug delivery system M.pharm -2nd sem P'ceutics
Pulmonary drug delivery system M.pharm -2nd sem P'ceuticsPulmonary drug delivery system M.pharm -2nd sem P'ceutics
Pulmonary drug delivery system M.pharm -2nd sem P'ceutics
 
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdfPests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
Pests of cotton_Borer_Pests_Binomics_Dr.UPR.pdf
 
Kochi ❤CALL GIRL 84099*07087 ❤CALL GIRLS IN Kochi ESCORT SERVICE❤CALL GIRL
Kochi ❤CALL GIRL 84099*07087 ❤CALL GIRLS IN Kochi ESCORT SERVICE❤CALL GIRLKochi ❤CALL GIRL 84099*07087 ❤CALL GIRLS IN Kochi ESCORT SERVICE❤CALL GIRL
Kochi ❤CALL GIRL 84099*07087 ❤CALL GIRLS IN Kochi ESCORT SERVICE❤CALL GIRL
 
Recombination DNA Technology (Nucleic Acid Hybridization )
Recombination DNA Technology (Nucleic Acid Hybridization )Recombination DNA Technology (Nucleic Acid Hybridization )
Recombination DNA Technology (Nucleic Acid Hybridization )
 
Botany 4th semester series (krishna).pdf
Botany 4th semester series (krishna).pdfBotany 4th semester series (krishna).pdf
Botany 4th semester series (krishna).pdf
 
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
GUIDELINES ON SIMILAR BIOLOGICS Regulatory Requirements for Marketing Authori...
 
VIRUSES structure and classification ppt by Dr.Prince C P
VIRUSES structure and classification ppt by Dr.Prince C PVIRUSES structure and classification ppt by Dr.Prince C P
VIRUSES structure and classification ppt by Dr.Prince C P
 
SAMASTIPUR CALL GIRL 7857803690 LOW PRICE ESCORT SERVICE
SAMASTIPUR CALL GIRL 7857803690  LOW PRICE  ESCORT SERVICESAMASTIPUR CALL GIRL 7857803690  LOW PRICE  ESCORT SERVICE
SAMASTIPUR CALL GIRL 7857803690 LOW PRICE ESCORT SERVICE
 
Biopesticide (2).pptx .This slides helps to know the different types of biop...
Biopesticide (2).pptx  .This slides helps to know the different types of biop...Biopesticide (2).pptx  .This slides helps to know the different types of biop...
Biopesticide (2).pptx .This slides helps to know the different types of biop...
 
GBSN - Biochemistry (Unit 1)
GBSN - Biochemistry (Unit 1)GBSN - Biochemistry (Unit 1)
GBSN - Biochemistry (Unit 1)
 

integrated circuit febrication

  • 1.
  • 3. What is an IC …...?? Integrated circuit, commonly referred to as an IC, is a microscopic array of electronic circuits and components that has been diffused or implanted onto the surface of a single crystal, or chip, of semiconducting material such as silicon.
  • 5. Microprocessors (MPUs) - act as the Brains of Computers.
  • 6. Digital Signal Processors (DSPs) - process signals, such as image
  • 8. Types of ICs on basis of structure Thin and thick Film ICs Monolithic ICs Hybrid ICs
  • 9. Thick and Thin film ICs… Both have similar appearance, properties and general characteristics. These ICs are form on the surface of the an insulating substrate such as glass or ceramic material. Moreover only the resistor capacitor and inductor can be formed by using thick and thin film technique.
  • 10. What is different between Thick & Thin film ICs “The essential difference between thick and thick film ICs is not their relative thickness but the method of depositing the film” We look Same.. ??
  • 11. Thin film ICs fabrication Vacuum evaporation :  Done in ultra high vacuum  Thin film of vaporized material is deposited on the glass or ceramic substrate .Target material is vaporized either by resistance heating or by electron beam  Gasses entrapment is negligible because of ultra high vacuum
  • 12. Technique for depositing thin film Sputter deposition:  In this method, the target material(cathode) is bombarded by energetic ions to release atoms.  These atoms are than condensed on the substrate to form the film.  Sputtering, unlike evaporation is very well controlled and it is generally applicable to all material metals, alloy, semiconductors and insulator
  • 13. Thick film ICs fabrication Silk screen printing technique :  Devices can be formed by using the masks called screens  Screens are placed on the substrate and inks (conducting or insulating materials pastes )are wiped across the screen  Screens are removed and formulation are fired at high temperature (about 600◦C) that bounded the inks permanently with the substrate
  • 14. Fabrication of different components by thin and thick film technique Resister and conductor are formed by varying the width and thickness of film and by using the material of different resistivity. Capacitor are produced by an insulating oxide film between two conductive films. Small inductor can be made by depositing a spiral formation of the film. Transistor and diode can not formed so these are externally added and interconnected by wires.
  • 15. Monolithic ICs Mono is stand for “single”and lithic mean “layer” All components and their interconnection are formed on a single wafer called semiconductor substrate
  • 16. Fabrication of Monolithic ICs Two methods for fabrication Deposition method All components are fabricated on n-type or p-type substrate
  • 17. Epitaxial method  In “Epitaxial method “a thin layer of n-type is grown over a p-type substrate and than it used for fabrication of components.  The Epitaxial technique is better than Diffusion technique as the components characteristics are improved because of uniformity of doping in the epitaxial layer.  The thickness of epitaxial layer is about 15 micrometer
  • 18. How impurities introduced within wafer There are two method for the addition of impurities into substrate  Thermal Diffusion  Ion implantation
  • 19. Thermal Diffusion  The wafer is placed in a furnace at 1200◦c  introducing a gas containing impurity. Impurity atoms diffused into the crystal because their tendency for moving from high to low density region.
  • 20. Ion implantation  Impurity ions is accelerated by using electric filed  Ion implantation provides precise control over the depth of dopant  Ion implantation can be done at relatively low temperature
  • 21. Logic Circuit Design / Layout Design  A logic circuit diagram is drawn to determine the electronic circuit required for the requested function.  Once the logic circuit diagram is complete, simulations are performed multiple times to test the circuit’s operation.
  • 22. Photomask Creation The photo mask is a copy of the circuit pattern, drawn on a glass plate coated with a metallic film. The glass plate lets light pass, but the metallic film does not.
  • 23. Silicon ingot preparation  Sand, especially quartz, has high percentages of silicon is the base ingredient for semiconductor manufacturing.  silicon is purified in multiple steps to finally reach semiconductor manufacturing quality and p-type impurity is induced to change electric characteristics  A high-purity, single-crystal silicon called "99.999999999% is grown to form an ingot.  The ingot is doped with accepter impurity to form p-type substrate
  • 24. Ingot Slicing The silicon ingot is cut into thin slices (25mm in diameter & 200µm in thickness) called wafer.
  • 25. wafer polishing These silicon wafers being lapped and polish to mirror finish serves as substrate to hundred of ICs. Advantage of polishing that it remove scratches that come during cutting
  • 26. Epitaxial growth  On the high p-type substrate an n-type silicon layer (about 15µm thick) is grown by placing the wafer in a furnace at 1200◦c  Introducing a gas containing donor impurity.  The thickness of the epitaxial layer is depends on the temperature and time used for thermal diffusion.  Epitaxial layer ultimately become the collector for a transistor or an element for diode or a capacitor.
  • 27. Oxidation The layer of SiO2 is grown over the epitaxial layer Si +O2 SiO2 The wafer expose to an oxygen atmosphere at about 1000◦C Thickness of layer depends upon the temperature and the time for which wafer exposed to thermal oxidation .
  • 28. Photolithography When a sample of silicon is covered with silicon dioxide, the oxide layer act as barrier to the diffusion of impurities.  p-n junction can thus formed in selected region by first covering the sample with layer of oxide and than removal of oxide layer from selected region (to diffusion of impurity)  The selective removal of oxide in the desired area is performed by the photolithography .
  • 29. Step#1: photoresist coating  The wafer is coated with thin layer of light sensitive material that is photo- resist  The photo resist applying to the centre of wafer.  The wafer accelerate rapidly to the speed 3000 RPM that form thin layer of photo resist over the surface
  • 30. Step#2: Mask Alignment The photoresist coated wafer is aligned with the mask by placing the wafer in mask aligner
  • 31. Step#3: Exposure to UV light The wafer surface with mask exposed to ultra violet light.  The photo-resist below the transparent region of photo- mask polymerized
  • 32. Step#4:Developement  The wafer is developed (by using chemical trichloroethylene) to remove un-polymerized photo-resists.  After the development, photoresist is left on the wafer surface in the shape of the mask pattern. Photoresist Polymerized Photoresist
  • 33. Step#5: Etching "Etching" refers to the physical or chemical etching of oxide films.  Uncovered SiO2 is etched by solution of HF. SiO2 Polymerized Photoresist
  • 34. Step#6:Photoresist Stripping  The photoresist remaining on the wafer surface is no longer necessary after etching is complete.  The polymerized photoresist is stripped by using the H2SO4 Window for diffusion of impurity
  • 35. Isolation diffusion After the etching in desired area is doped with p-type impurity that has following advantages  By p-type diffusion the n-type epitaxial layer is isolated into islands on which transistor or some other component is fabricated.  The P+ result in improve isolation between the different components that form on same chip
  • 36. Base formation During the base formation process a new layer of SiO2 is formed over the wafer  The new pattern of opening creating depending upon the circuit need. In this opening p-type impurity is diffused this act as base region for an transistor and as well as resister or anode for diode or junction capacitor.
  • 37. Emitter diffusion For emitter diffusion again a layer of SiO2 is formed over entire surface again new pattern of opening creating depending upon the circuit need . In the opening in desired region n-type impurity is diffused this act as the emitter for the transistor .
  • 38. Metallization  Metallization is done and providing bonding pads around the circumference of the chip for the later connection of wires.  Al is used for metallization  Al is deposited by vacuum evaporation technique and etched for the desired region by using photolithography.
  • 39. Circuit probing Each IC on the wafer is checked electrically for the proper performance probes .  Faulty chips are marked and discard after the wafer has been scribed and broken down into the individual chips.
  • 40. Scribing and separating into the chips After the circuit probing ,wafer is broken into the individual chips containing the integrated circuits. For this purpose, wafer s are first scribed with a diamond tipped tool and than separated into the single chip.
  • 41. Mounting and packing The individual chip is very small and brittle. Hence it is soldered on a gold plate header trough witch leads are already connected
  • 43. Limitation to film & monolithic ICs Transistor and diode can not formed by using film technique Inductor cannot formed by using monolithic technique
  • 44. Hybrid ICs  Such circuits are formed either by inter-connecting a number of individual chips or by combination of monolithic and film ICs.  In such IC the transistors & diode are first formed within the silicon wafer (using monolithic technique).  which is subsequently covered with an insulating layer such as SiO2 .  Film technique is than employed to form the resister,inductor) components on the SiO2 surface.  Connections are made from film to monolithic through the windows cut into the SiO2 layer.
  • 46.