SlideShare a Scribd company logo
1 of 41
Rajesh Yadav 12ECP01P
Aakansha 13VLP001
Surbhi 13VLP013
6/23/2014 1itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 2itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 3itm University, Gurgaon
Introduction
• CMOS Design has basically Three Types
• pwell CMOS
• nwell CMOS
• Twin well/ Twin Tub CMOS
 Technology CAD is
 Numeric simulation of Semiconductor Process and Device
 Basic subprogram used in TCAD
i. Sentaurus Structure Editor
ii. Sentaurus Process
iii. Sentaurus Device
iv. Sentaurus Workbench
v. Svisual
.
6/23/2014 4itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 5itm University, Gurgaon
Problem Statements
• Using TCAD, Design a process sequence to fabricate the following CMOS structure
This Design Involves the
following unit steps
6/23/2014 6itm University, Gurgaon
Problem Statements
1. Silicon Substrate
2. n-well creation
3. P-well creation
4. Channel stop implant
and FOX creation
5. Gate oxidation
6. Polysilicon deposition
7. nmos LDD Implant
8. pmos LDD implant
9. Spacer formation
10. nmos S-D Implantation
11. pmos S-D Implantation
12. Silicide formation
13. Oxide layer deposition
14. Aluminum Contacts
n-well
p/n type Silicon Substrate
p-well
6/23/2014 7itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 8itm University, Gurgaon
Dimensioning using Mosis Design Rule
6
4
2
4
6
2
1 1
3
3
2
2
2
24
n-mos/ p-mos Design Rule
o Only in Y-direction(horizontal) dimension
o All dimensions are in Lambda
o 1Lambda = 100nm (for this particular
Design, since channel length = 200nm)
6/23/2014 9itm University, Gurgaon
• Complete CMOS Dimensioning
6 4 44 6 6 4 44 6
18
Dimensioning using Mosis Design Rule
Total substrate length required
= 24+18+24 = 66λ
6/23/2014 10itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 11itm University, Gurgaon
Mask Designing
Mask-1: For nwell doping
Mask-2: For pwell doping
42 24
4224
Mask-3: Active area (negative)
Nitride etching
Mask-4: Gate area (negative)
Polysilicon etching
6 12 30 12 6
11 2 40 2 11
Mask-5: Sorce – Drain Region
(negative) Gate-oxide etching
Mask-6: for Titanium etching
(negative)
Mask-7: for contact cut in thick
oxide (negative)
6 5 2 5 30 5 2 5 6
6 4 1214 30 41214 6
7 2 6 2 32 2 6 2 76/23/2014 12itm University, Gurgaon
Mask Designing
Mask-8: Aluminum etching 6 3 6 3 30 3 63 6
For a good design steps,
The number of mask
required should be
minimum
6/23/2014 13itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 14itm University, Gurgaon
Design Steps Using Synopsys TCAD
Step-1: Defining initial Substrate
Step:2: Masking for nwell doping
Length = 66Lambda =6.6 micron
Depth = 1.5 micron
Initial doping = 10E+14/cm3 with
Boron
Photomask-1 of thikness =
0.8 um.
6/23/2014 15itm University, Gurgaon
Step-3 : nwell doping with Phosphorus implantation
Step-4 : Etching Mask-1
Design Steps Using Synopsys TCAD
implant phosphorus dose=1.7e+10 energy=70
implant phosphorus dose=1.7e+10 energy=140
implant phosphorus dose=1.7e+10 energy=210
Required concentration = 1E+15/cm3
Required Depth of Implantation = 500nm
6/23/2014 16itm University, Gurgaon
Step-5 : Masking for pwell doping, Mask-2
Step-6 : pwell doping with Boron implantation
Design Steps Using Synopsys TCAD
Required concentration = 1E+15/cm3
Required depth = 500nm
implant Boron dose=1.7e+10 energy=40
implant Boron dose=1.7e+10 energy=80
implant Boron dose=1.7e+10 energy=110
6/23/2014 17itm University, Gurgaon
Step-7 : Etching the photo Mask-2
Step-8 : Grow pad oxide
Design Steps Using Synopsys TCAD
6/23/2014 18itm University, Gurgaon
Step-9 : Nitride deposition
Step-10 : Patterning and etching Nitride using mask -3 (active area defination)
Design Steps Using Synopsys TCAD
6/23/2014 19itm University, Gurgaon
Step-11 : Etching pad Oxide using, Mask-3
Step-12 : Masking for channel stop implant in pwell using Mask-2
Design Steps Using Synopsys TCAD
6/23/2014 20itm University, Gurgaon
Step-13 : Channel stop implant in pwell with Boron
Step-14 : Etching Photomask-2
Design Steps Using Synopsys TCAD
6/23/2014 21itm University, Gurgaon
Step-15 : Masking for nwell channel stop implant with mask-1
Step-16 : nwell channel stop implant with Phosphorous
Design Steps Using Synopsys TCAD
6/23/2014 22itm University, Gurgaon
Step-17 : Etching of photomask-1
Step-18 : Growing field oxide (Birds-Beak Formation)
Design Steps Using Synopsys TCAD
6/23/2014 23itm University, Gurgaon
Step-19 : Etching Nitride Layer
Step-20 : Growing Gate oxide
Design Steps Using Synopsys TCAD
6/23/2014 24itm University, Gurgaon
Step-21 : Deposit Polysilicon
Step-22 : selective etching of polysilicon using Mask-4
Design Steps Using Synopsys TCAD
6/23/2014 25itm University, Gurgaon
Step-23 : selective Etching of Gate Oxide using Mask-5
Step-24 : Masking for pmos LDD implant using mask-1
Design Steps Using Synopsys TCAD
6/23/2014 26itm University, Gurgaon
Step-25 : LDD Implantation for pmos with Boron
Step-26 : Remove the Photomask-1
Design Steps Using Synopsys TCAD
Desired Concentration = 1E+16/cm3
Desired Depth of Implantation = 30nm
implant boron dose=3e+10
energy=3
6/23/2014 27itm University, Gurgaon
Step-27 : Masking for LDD Implant in nmos
Step-28 : LDD Implantation in nmos with Phosphorous
Design Steps Using Synopsys TCAD
6/23/2014 28itm University, Gurgaon
Step-29 : Etch photomask-2
Step-30 : Deposit Nitride Spacer
Design Steps Using Synopsys TCAD
6/23/2014 29itm University, Gurgaon
Step-31 : Masking for Source – Drain implant in nmos using photomask-2
Step-32 : Source- Drain Implant in nmos with Phosphorous
Design Steps Using Synopsys TCAD
Desired Concentration = 1E+17/cm3
Desired Depth of implantation=
120nm
implant phosphorus dose=1.2e+12 energy=25
6/23/2014 30itm University, Gurgaon
Step-33 : Etch photomask -2
Step-34 : Masking for pmos Source-Drain Implant using photomask-1
Design Steps Using Synopsys TCAD
6/23/2014 31itm University, Gurgaon
Step-35 : source-Drain Implantation of pmos using Boron
Step-36 : Etching photomask-1
Design Steps Using Synopsys TCAD
6/23/2014 32itm University, Gurgaon
Step-37 : Titanium Silicide formation
Step-38 : Selected etching of Titanium
Design Steps Using Synopsys TCAD
6/23/2014 33itm University, Gurgaon
Step-39 : Thick Oxide layer deposition
Step-40 : Selected Etching of thick Oxide layer
Design Steps Using Synopsys TCAD
6/23/2014 34itm University, Gurgaon
Step-43 : Deposition of Contact aluminum layer
Step-44 : Selected etching of Aluminum layer
Design Steps Using Synopsys TCAD
Done
6/23/2014 35itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 36itm University, Gurgaon
Conclusion and future scope
• Taken a substrate first as per our required dimension
and lightly doped with Boron
• nwell and pwell creation
• Channel stop implantation and grown Field Oxide
• Gate Oxide and Polysilicon layer deposition
• LDD implantation
• Spacer formation
• Source – Drain Implantation
• Silicide formation
• Thick Oxide layer deposition for passivation
• Selected etching of Thick oxide and deposition of
Aluminum and patterning
 Further characterization of the modeled device can be done using
Sdevice.
 Complete optimization of device can only be done after creating a device
file (.des) correcponding to device characterization6/23/2014 37itm University, Gurgaon
Agenda
Introduction
Problem Statements
Dimensioning using Mosis Design Rule
Mask Designing
Design steps using Synopsis TCAD
Conclusion and Future Scopes
References
6/23/2014 38itm University, Gurgaon
Refrences
[1] Michael Duane, “The Role of TCAD in Compact Modelling ” , 3320 Scott
Blvd.,MS 1148,Santa Clara,CA.
[2] Sentaurus tool User Guide https://solvnet.synopsys.com..
6/23/2014 39itm University, Gurgaon
6/23/2014 40itm University, Gurgaon
THANK YOU
6/23/2014 41itm University, Gurgaon

More Related Content

What's hot

Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
Manjushree Mashal
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
A. S. M. Jannatul Islam
 
Finfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clgFinfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clg
ARUNASUJITHA
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concern
asinghsaroj
 

What's hot (20)

Quantum Electronics Lecture 1
Quantum Electronics Lecture 1Quantum Electronics Lecture 1
Quantum Electronics Lecture 1
 
finfet tsmc.pdf
finfet tsmc.pdffinfet tsmc.pdf
finfet tsmc.pdf
 
Study of vlsi design methodologies and limitations using cad tools for cmos t...
Study of vlsi design methodologies and limitations using cad tools for cmos t...Study of vlsi design methodologies and limitations using cad tools for cmos t...
Study of vlsi design methodologies and limitations using cad tools for cmos t...
 
VLSI Design(Fabrication)
VLSI Design(Fabrication)VLSI Design(Fabrication)
VLSI Design(Fabrication)
 
Vlsi design and fabrication ppt
Vlsi design and fabrication  pptVlsi design and fabrication  ppt
Vlsi design and fabrication ppt
 
CMOS fabrication n well process
CMOS fabrication n well processCMOS fabrication n well process
CMOS fabrication n well process
 
Vlsi design 11
Vlsi design 11Vlsi design 11
Vlsi design 11
 
Introduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFETIntroduction to FINFET, Details of FinFET
Introduction to FINFET, Details of FinFET
 
Latch up
Latch upLatch up
Latch up
 
Second order effects
Second order effectsSecond order effects
Second order effects
 
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUETMOSFET, SOI-FET and FIN-FET-ABU SYED KUET
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
 
IC Technology
IC Technology IC Technology
IC Technology
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
 
Finfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clgFinfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clg
 
Analog Layout and Process Concern
Analog Layout and Process ConcernAnalog Layout and Process Concern
Analog Layout and Process Concern
 
Layouts
LayoutsLayouts
Layouts
 
Layout rules
Layout rulesLayout rules
Layout rules
 
Bandgap Reference circuit Baased on FinFET Device
Bandgap Reference circuit Baased on FinFET DeviceBandgap Reference circuit Baased on FinFET Device
Bandgap Reference circuit Baased on FinFET Device
 
Layout design
Layout designLayout design
Layout design
 
Device isolation Techniques
Device isolation TechniquesDevice isolation Techniques
Device isolation Techniques
 

Viewers also liked

Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)
Pooja Shukla
 
Ultra Thin Body SOI FETs
Ultra Thin Body SOI FETsUltra Thin Body SOI FETs
Ultra Thin Body SOI FETs
sindhu reddy
 
Cmos design
Cmos designCmos design
Cmos design
Mahi
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
Rajan Kumar
 

Viewers also liked (20)

Twin well process
Twin well processTwin well process
Twin well process
 
CMOS N P Twin Tub Well Formation
CMOS N P Twin Tub Well FormationCMOS N P Twin Tub Well Formation
CMOS N P Twin Tub Well Formation
 
SOI
SOISOI
SOI
 
CMOS SOI Technology
CMOS SOI TechnologyCMOS SOI Technology
CMOS SOI Technology
 
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
Ultra-thin body SOI MOSFETs: Term Paper_class presentation on Advanced topics...
 
Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)Fabrication of silicon on insulator (soi)
Fabrication of silicon on insulator (soi)
 
Ultra Thin Body SOI FETs
Ultra Thin Body SOI FETsUltra Thin Body SOI FETs
Ultra Thin Body SOI FETs
 
Nmos design using synopsys TCAD tool
Nmos design using synopsys TCAD toolNmos design using synopsys TCAD tool
Nmos design using synopsys TCAD tool
 
S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)S3 s short course intro soi apps (1)
S3 s short course intro soi apps (1)
 
Anu Mehra ppt - 2
Anu Mehra ppt - 2Anu Mehra ppt - 2
Anu Mehra ppt - 2
 
Vlsi 2
Vlsi 2Vlsi 2
Vlsi 2
 
Cmos process flow
Cmos process flowCmos process flow
Cmos process flow
 
CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
 
Cmos design
Cmos designCmos design
Cmos design
 
CMOS logic circuits
CMOS logic circuitsCMOS logic circuits
CMOS logic circuits
 
CMOS VLSI design
CMOS VLSI designCMOS VLSI design
CMOS VLSI design
 
IC Fabrication Process
IC Fabrication ProcessIC Fabrication Process
IC Fabrication Process
 
n-MOS Fabrication Process
n-MOS Fabrication Processn-MOS Fabrication Process
n-MOS Fabrication Process
 
Mattagami Rock the Vote info (2015 Federal Election)
Mattagami Rock the Vote info (2015 Federal Election)Mattagami Rock the Vote info (2015 Federal Election)
Mattagami Rock the Vote info (2015 Federal Election)
 
Cube srl - Engineering Consulting
Cube srl - Engineering ConsultingCube srl - Engineering Consulting
Cube srl - Engineering Consulting
 

Similar to twin well cmos fabrication steps using Synopsys TCAD

3D PRINTING PRACTICE LAB .pdf
3D PRINTING PRACTICE LAB .pdf3D PRINTING PRACTICE LAB .pdf
3D PRINTING PRACTICE LAB .pdf
MOKSHIT TECH
 
SIX SIGMA GB CERTIFICATION@Dinesh
SIX SIGMA GB CERTIFICATION@DineshSIX SIGMA GB CERTIFICATION@Dinesh
SIX SIGMA GB CERTIFICATION@Dinesh
Dinesh Goonarathne
 
3D Printing Learning and Experience during Polytechnic
3D Printing Learning and Experience during Polytechnic3D Printing Learning and Experience during Polytechnic
3D Printing Learning and Experience during Polytechnic
Tommy Yap
 
Invited presentation to 2003 RAeS Aerodynamics research conference
Invited presentation to 2003 RAeS Aerodynamics research conferenceInvited presentation to 2003 RAeS Aerodynamics research conference
Invited presentation to 2003 RAeS Aerodynamics research conference
stephen_mcparlin
 
sujitResume (76)
sujitResume (76)sujitResume (76)
sujitResume (76)
S phutane
 

Similar to twin well cmos fabrication steps using Synopsys TCAD (20)

Design and Development of FDM 3D Printer Machine.pptx
Design and Development of FDM 3D Printer Machine.pptxDesign and Development of FDM 3D Printer Machine.pptx
Design and Development of FDM 3D Printer Machine.pptx
 
PG thesis
PG thesisPG thesis
PG thesis
 
Optimization of sealing casting by identifying solidification defect and impr...
Optimization of sealing casting by identifying solidification defect and impr...Optimization of sealing casting by identifying solidification defect and impr...
Optimization of sealing casting by identifying solidification defect and impr...
 
Optimization of sealing casting by identifying solidification defect and impr...
Optimization of sealing casting by identifying solidification defect and impr...Optimization of sealing casting by identifying solidification defect and impr...
Optimization of sealing casting by identifying solidification defect and impr...
 
3D PRINTING PRACTICE LAB .pdf
3D PRINTING PRACTICE LAB .pdf3D PRINTING PRACTICE LAB .pdf
3D PRINTING PRACTICE LAB .pdf
 
SIX SIGMA GB CERTIFICATION@Dinesh
SIX SIGMA GB CERTIFICATION@DineshSIX SIGMA GB CERTIFICATION@Dinesh
SIX SIGMA GB CERTIFICATION@Dinesh
 
Network scheduling
Network schedulingNetwork scheduling
Network scheduling
 
Siddharth Srivastava
Siddharth SrivastavaSiddharth Srivastava
Siddharth Srivastava
 
3D Printing Learning and Experience during Polytechnic
3D Printing Learning and Experience during Polytechnic3D Printing Learning and Experience during Polytechnic
3D Printing Learning and Experience during Polytechnic
 
" Design of Flexible Pavement "
" Design of Flexible Pavement "" Design of Flexible Pavement "
" Design of Flexible Pavement "
 
Can crusher file by Rohit Dhiman
Can crusher file by Rohit DhimanCan crusher file by Rohit Dhiman
Can crusher file by Rohit Dhiman
 
3D printing & its application in pharmaceutical industry.pptx
3D printing & its application in pharmaceutical industry.pptx3D printing & its application in pharmaceutical industry.pptx
3D printing & its application in pharmaceutical industry.pptx
 
Cloud_Storage
Cloud_Storage Cloud_Storage
Cloud_Storage
 
IRJET- Critical Chain Project Management in Construction Projects
IRJET- Critical Chain Project Management in Construction ProjectsIRJET- Critical Chain Project Management in Construction Projects
IRJET- Critical Chain Project Management in Construction Projects
 
Invited presentation to 2003 RAeS Aerodynamics research conference
Invited presentation to 2003 RAeS Aerodynamics research conferenceInvited presentation to 2003 RAeS Aerodynamics research conference
Invited presentation to 2003 RAeS Aerodynamics research conference
 
Sharma2017
Sharma2017Sharma2017
Sharma2017
 
Product Development for Future using Rapid Prototyping Techniques
Product Development for Future using Rapid Prototyping TechniquesProduct Development for Future using Rapid Prototyping Techniques
Product Development for Future using Rapid Prototyping Techniques
 
sujitResume (76)
sujitResume (76)sujitResume (76)
sujitResume (76)
 
SPUR GEAR DEVELOPMENT USING ADDITIVE MANUFACTURING TECHNIQUES
SPUR GEAR DEVELOPMENT USING ADDITIVE MANUFACTURING TECHNIQUESSPUR GEAR DEVELOPMENT USING ADDITIVE MANUFACTURING TECHNIQUES
SPUR GEAR DEVELOPMENT USING ADDITIVE MANUFACTURING TECHNIQUES
 
Project - BB Rajat-Rev-3.pptx
Project - BB Rajat-Rev-3.pptxProject - BB Rajat-Rev-3.pptx
Project - BB Rajat-Rev-3.pptx
 

More from Team-VLSI-ITMU

Placement in VLSI Design
Placement in VLSI DesignPlacement in VLSI Design
Placement in VLSI Design
Team-VLSI-ITMU
 
Computer Aided Design: Layout Compaction
Computer Aided Design: Layout CompactionComputer Aided Design: Layout Compaction
Computer Aided Design: Layout Compaction
Team-VLSI-ITMU
 

More from Team-VLSI-ITMU (18)

Ch 6 randomization
Ch 6 randomizationCh 6 randomization
Ch 6 randomization
 
Intermediate Fabrics
Intermediate FabricsIntermediate Fabrics
Intermediate Fabrics
 
RTX Kernal
RTX KernalRTX Kernal
RTX Kernal
 
CNTFET
CNTFETCNTFET
CNTFET
 
scripting in Python
scripting in Pythonscripting in Python
scripting in Python
 
Placement in VLSI Design
Placement in VLSI DesignPlacement in VLSI Design
Placement in VLSI Design
 
Reduced ordered binary decision diagram
Reduced ordered binary decision diagramReduced ordered binary decision diagram
Reduced ordered binary decision diagram
 
Linux Basics
Linux BasicsLinux Basics
Linux Basics
 
CAD: Floorplanning
CAD: Floorplanning CAD: Floorplanning
CAD: Floorplanning
 
CAD: Layout Extraction
CAD: Layout ExtractionCAD: Layout Extraction
CAD: Layout Extraction
 
CAD: introduction to floorplanning
CAD:  introduction to floorplanningCAD:  introduction to floorplanning
CAD: introduction to floorplanning
 
Computer Aided Design: Layout Compaction
Computer Aided Design: Layout CompactionComputer Aided Design: Layout Compaction
Computer Aided Design: Layout Compaction
 
Computer Aided Design: Global Routing
Computer Aided Design:  Global RoutingComputer Aided Design:  Global Routing
Computer Aided Design: Global Routing
 
floor planning
floor planningfloor planning
floor planning
 
Cmos inverter design using tanner 180nm technology
Cmos inverter design using tanner 180nm technologyCmos inverter design using tanner 180nm technology
Cmos inverter design using tanner 180nm technology
 
SRAM- Ultra low voltage operation
SRAM- Ultra low voltage operationSRAM- Ultra low voltage operation
SRAM- Ultra low voltage operation
 
All opam assignment2_main
All opam assignment2_mainAll opam assignment2_main
All opam assignment2_main
 
MOSFET Small signal model
MOSFET Small signal modelMOSFET Small signal model
MOSFET Small signal model
 

Recently uploaded

Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Kandungan 087776558899
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
9953056974 Low Rate Call Girls In Saket, Delhi NCR
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
HenryBriggs2
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
Epec Engineered Technologies
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
MsecMca
 

Recently uploaded (20)

Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak HamilCara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
Cara Menggugurkan Sperma Yang Masuk Rahim Biyar Tidak Hamil
 
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
Bhubaneswar🌹Call Girls Bhubaneswar ❤Komal 9777949614 💟 Full Trusted CALL GIRL...
 
Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086Minimum and Maximum Modes of microprocessor 8086
Minimum and Maximum Modes of microprocessor 8086
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
Employee leave management system project.
Employee leave management system project.Employee leave management system project.
Employee leave management system project.
 
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced LoadsFEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
FEA Based Level 3 Assessment of Deformed Tanks with Fluid Induced Loads
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
Navigating Complexity: The Role of Trusted Partners and VIAS3D in Dassault Sy...
 
Unleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leapUnleashing the Power of the SORA AI lastest leap
Unleashing the Power of the SORA AI lastest leap
 
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
Call Girls in South Ex (delhi) call me [🔝9953056974🔝] escort service 24X7
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
scipt v1.pptxcxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx...
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
Hazard Identification (HAZID) vs. Hazard and Operability (HAZOP): A Comparati...
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Standard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power PlayStandard vs Custom Battery Packs - Decoding the Power Play
Standard vs Custom Battery Packs - Decoding the Power Play
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Computer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to ComputersComputer Lecture 01.pptxIntroduction to Computers
Computer Lecture 01.pptxIntroduction to Computers
 
A Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna MunicipalityA Study of Urban Area Plan for Pabna Municipality
A Study of Urban Area Plan for Pabna Municipality
 
notes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.pptnotes on Evolution Of Analytic Scalability.ppt
notes on Evolution Of Analytic Scalability.ppt
 

twin well cmos fabrication steps using Synopsys TCAD

  • 1. Rajesh Yadav 12ECP01P Aakansha 13VLP001 Surbhi 13VLP013 6/23/2014 1itm University, Gurgaon
  • 2. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 2itm University, Gurgaon
  • 3. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 3itm University, Gurgaon
  • 4. Introduction • CMOS Design has basically Three Types • pwell CMOS • nwell CMOS • Twin well/ Twin Tub CMOS  Technology CAD is  Numeric simulation of Semiconductor Process and Device  Basic subprogram used in TCAD i. Sentaurus Structure Editor ii. Sentaurus Process iii. Sentaurus Device iv. Sentaurus Workbench v. Svisual . 6/23/2014 4itm University, Gurgaon
  • 5. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 5itm University, Gurgaon
  • 6. Problem Statements • Using TCAD, Design a process sequence to fabricate the following CMOS structure This Design Involves the following unit steps 6/23/2014 6itm University, Gurgaon
  • 7. Problem Statements 1. Silicon Substrate 2. n-well creation 3. P-well creation 4. Channel stop implant and FOX creation 5. Gate oxidation 6. Polysilicon deposition 7. nmos LDD Implant 8. pmos LDD implant 9. Spacer formation 10. nmos S-D Implantation 11. pmos S-D Implantation 12. Silicide formation 13. Oxide layer deposition 14. Aluminum Contacts n-well p/n type Silicon Substrate p-well 6/23/2014 7itm University, Gurgaon
  • 8. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 8itm University, Gurgaon
  • 9. Dimensioning using Mosis Design Rule 6 4 2 4 6 2 1 1 3 3 2 2 2 24 n-mos/ p-mos Design Rule o Only in Y-direction(horizontal) dimension o All dimensions are in Lambda o 1Lambda = 100nm (for this particular Design, since channel length = 200nm) 6/23/2014 9itm University, Gurgaon
  • 10. • Complete CMOS Dimensioning 6 4 44 6 6 4 44 6 18 Dimensioning using Mosis Design Rule Total substrate length required = 24+18+24 = 66λ 6/23/2014 10itm University, Gurgaon
  • 11. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 11itm University, Gurgaon
  • 12. Mask Designing Mask-1: For nwell doping Mask-2: For pwell doping 42 24 4224 Mask-3: Active area (negative) Nitride etching Mask-4: Gate area (negative) Polysilicon etching 6 12 30 12 6 11 2 40 2 11 Mask-5: Sorce – Drain Region (negative) Gate-oxide etching Mask-6: for Titanium etching (negative) Mask-7: for contact cut in thick oxide (negative) 6 5 2 5 30 5 2 5 6 6 4 1214 30 41214 6 7 2 6 2 32 2 6 2 76/23/2014 12itm University, Gurgaon
  • 13. Mask Designing Mask-8: Aluminum etching 6 3 6 3 30 3 63 6 For a good design steps, The number of mask required should be minimum 6/23/2014 13itm University, Gurgaon
  • 14. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 14itm University, Gurgaon
  • 15. Design Steps Using Synopsys TCAD Step-1: Defining initial Substrate Step:2: Masking for nwell doping Length = 66Lambda =6.6 micron Depth = 1.5 micron Initial doping = 10E+14/cm3 with Boron Photomask-1 of thikness = 0.8 um. 6/23/2014 15itm University, Gurgaon
  • 16. Step-3 : nwell doping with Phosphorus implantation Step-4 : Etching Mask-1 Design Steps Using Synopsys TCAD implant phosphorus dose=1.7e+10 energy=70 implant phosphorus dose=1.7e+10 energy=140 implant phosphorus dose=1.7e+10 energy=210 Required concentration = 1E+15/cm3 Required Depth of Implantation = 500nm 6/23/2014 16itm University, Gurgaon
  • 17. Step-5 : Masking for pwell doping, Mask-2 Step-6 : pwell doping with Boron implantation Design Steps Using Synopsys TCAD Required concentration = 1E+15/cm3 Required depth = 500nm implant Boron dose=1.7e+10 energy=40 implant Boron dose=1.7e+10 energy=80 implant Boron dose=1.7e+10 energy=110 6/23/2014 17itm University, Gurgaon
  • 18. Step-7 : Etching the photo Mask-2 Step-8 : Grow pad oxide Design Steps Using Synopsys TCAD 6/23/2014 18itm University, Gurgaon
  • 19. Step-9 : Nitride deposition Step-10 : Patterning and etching Nitride using mask -3 (active area defination) Design Steps Using Synopsys TCAD 6/23/2014 19itm University, Gurgaon
  • 20. Step-11 : Etching pad Oxide using, Mask-3 Step-12 : Masking for channel stop implant in pwell using Mask-2 Design Steps Using Synopsys TCAD 6/23/2014 20itm University, Gurgaon
  • 21. Step-13 : Channel stop implant in pwell with Boron Step-14 : Etching Photomask-2 Design Steps Using Synopsys TCAD 6/23/2014 21itm University, Gurgaon
  • 22. Step-15 : Masking for nwell channel stop implant with mask-1 Step-16 : nwell channel stop implant with Phosphorous Design Steps Using Synopsys TCAD 6/23/2014 22itm University, Gurgaon
  • 23. Step-17 : Etching of photomask-1 Step-18 : Growing field oxide (Birds-Beak Formation) Design Steps Using Synopsys TCAD 6/23/2014 23itm University, Gurgaon
  • 24. Step-19 : Etching Nitride Layer Step-20 : Growing Gate oxide Design Steps Using Synopsys TCAD 6/23/2014 24itm University, Gurgaon
  • 25. Step-21 : Deposit Polysilicon Step-22 : selective etching of polysilicon using Mask-4 Design Steps Using Synopsys TCAD 6/23/2014 25itm University, Gurgaon
  • 26. Step-23 : selective Etching of Gate Oxide using Mask-5 Step-24 : Masking for pmos LDD implant using mask-1 Design Steps Using Synopsys TCAD 6/23/2014 26itm University, Gurgaon
  • 27. Step-25 : LDD Implantation for pmos with Boron Step-26 : Remove the Photomask-1 Design Steps Using Synopsys TCAD Desired Concentration = 1E+16/cm3 Desired Depth of Implantation = 30nm implant boron dose=3e+10 energy=3 6/23/2014 27itm University, Gurgaon
  • 28. Step-27 : Masking for LDD Implant in nmos Step-28 : LDD Implantation in nmos with Phosphorous Design Steps Using Synopsys TCAD 6/23/2014 28itm University, Gurgaon
  • 29. Step-29 : Etch photomask-2 Step-30 : Deposit Nitride Spacer Design Steps Using Synopsys TCAD 6/23/2014 29itm University, Gurgaon
  • 30. Step-31 : Masking for Source – Drain implant in nmos using photomask-2 Step-32 : Source- Drain Implant in nmos with Phosphorous Design Steps Using Synopsys TCAD Desired Concentration = 1E+17/cm3 Desired Depth of implantation= 120nm implant phosphorus dose=1.2e+12 energy=25 6/23/2014 30itm University, Gurgaon
  • 31. Step-33 : Etch photomask -2 Step-34 : Masking for pmos Source-Drain Implant using photomask-1 Design Steps Using Synopsys TCAD 6/23/2014 31itm University, Gurgaon
  • 32. Step-35 : source-Drain Implantation of pmos using Boron Step-36 : Etching photomask-1 Design Steps Using Synopsys TCAD 6/23/2014 32itm University, Gurgaon
  • 33. Step-37 : Titanium Silicide formation Step-38 : Selected etching of Titanium Design Steps Using Synopsys TCAD 6/23/2014 33itm University, Gurgaon
  • 34. Step-39 : Thick Oxide layer deposition Step-40 : Selected Etching of thick Oxide layer Design Steps Using Synopsys TCAD 6/23/2014 34itm University, Gurgaon
  • 35. Step-43 : Deposition of Contact aluminum layer Step-44 : Selected etching of Aluminum layer Design Steps Using Synopsys TCAD Done 6/23/2014 35itm University, Gurgaon
  • 36. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 36itm University, Gurgaon
  • 37. Conclusion and future scope • Taken a substrate first as per our required dimension and lightly doped with Boron • nwell and pwell creation • Channel stop implantation and grown Field Oxide • Gate Oxide and Polysilicon layer deposition • LDD implantation • Spacer formation • Source – Drain Implantation • Silicide formation • Thick Oxide layer deposition for passivation • Selected etching of Thick oxide and deposition of Aluminum and patterning  Further characterization of the modeled device can be done using Sdevice.  Complete optimization of device can only be done after creating a device file (.des) correcponding to device characterization6/23/2014 37itm University, Gurgaon
  • 38. Agenda Introduction Problem Statements Dimensioning using Mosis Design Rule Mask Designing Design steps using Synopsis TCAD Conclusion and Future Scopes References 6/23/2014 38itm University, Gurgaon
  • 39. Refrences [1] Michael Duane, “The Role of TCAD in Compact Modelling ” , 3320 Scott Blvd.,MS 1148,Santa Clara,CA. [2] Sentaurus tool User Guide https://solvnet.synopsys.com.. 6/23/2014 39itm University, Gurgaon
  • 41. THANK YOU 6/23/2014 41itm University, Gurgaon