SlideShare a Scribd company logo
1 of 20
Optimal High Performance Self Cascode
CMOS Current Mirror
BY
USHASWINI CHOWDARY.M
Introduction
• To meet the needs of present era of low power
portable electronic equipment, many low voltage
innovative design techniques like Self cascode CMOS
Current Mirror.
• In this paper, we have investigated the merits and
demerits of various current mirror configurations.
• Then improved our results by using various
configurations like cascode current mirror, Wilson
current mirror and finally the current mirror based
on self cascode CMOS.
• The analysis is done using 0.18um cadence virtuoso
environment.
Basic Mosfet current mirror
Limitations
1. As we can see from the basic current mirror circuit
current gain is poor and the output current is having
the channel length modulation effects.
2. Output resistance is finite and small value.
7
CASCODE CURRENT MIRROR
• The idea of cascode structure is employed to increase the output
resistance (Fig.3) and the implementation requires NMOS
technology.
• It is used to remove the drawback of channel length modulation in
basic current mirror.
• In the simulation results of basic current mirror the channel length
modulation effect was not considered.
• In practice, this effect results in significant error in
copying currents. The circuit features a wide output
voltage swing and requires an input voltage of
approximately one diode drop plus a saturation voltage.
• By maintaining the input transistors in saturation, the
output current will track the input current, regardless of
increases in ambient temperature
Cascode current mirror
• Advantages
• Cascode current mirror eliminates the channel length modulation effect by
keeping Vds1 = Vds2 constant in the ratio
• Iout = [(W/L) (1+λVds2 )/(W/L) (1+λVds1)]Iref.
• Improves output resistance
• Disadvantages
• Less accurate.
• Current becomes constant for quite large value of Vds e.g. in this case
minimum Vds is 1.2 V.
• Body effect is also present which disturbs the output current.
Wilson current mirror
• A Wilson current mirror or Wilson current source is a circuit
configuration designed to provide a constant current.
• This circuit has the advantage of virtually eliminating the
current mis-match of the conventional
• current mirror thereby ensuring that the output current Iout
is almost equal to the reference or input current IRef thus
eliminating the drawbacks of cascode structure.
• Advantages:
• Curve is much flatter than basic and cascode current mirrors.
• Output resistance becomes even much higher than cascode
current mirror. This is caused by two positive feedback
effects.
• Disadvantages:
• Current becomes constant for quite large value of Vds e.g. in
this case minimum Vds is 1.22V
Low voltage self cascode current mirror
• The small signal transfer analysis of this circuit at 20 μA gave
the current gain, i.e. Iout/ Iin = 1, and output resistance as 10
MΩ. T he power d issipation f or t his i s high.
• They can be used as load resistances in CM circuits. They can
extensively be used where power supply requirements are
not the constraint
• Advantages:
• High performance since output current is constant for low
value of Vds .
• High output impedance.
• Disadvantages:
• Power dissipation is high.
Design of optimum self cascode low voltage current mirror
Design of optimum self cascode low voltage current mirror

More Related Content

What's hot

Design And Analysis of Charge Pump for PLL at 90nm CMOS technology
Design And Analysis of Charge Pump for PLL at 90nm CMOS technologyDesign And Analysis of Charge Pump for PLL at 90nm CMOS technology
Design And Analysis of Charge Pump for PLL at 90nm CMOS technology
Ravi Chandra
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1
carlosgalup
 
OPAMP integrator & differentiator.pptx
OPAMP integrator  & differentiator.pptxOPAMP integrator  & differentiator.pptx
OPAMP integrator & differentiator.pptx
JatinMahato1
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
Chirag vasava
 

What's hot (20)

Low Power Techniques
Low Power TechniquesLow Power Techniques
Low Power Techniques
 
Design And Analysis of Charge Pump for PLL at 90nm CMOS technology
Design And Analysis of Charge Pump for PLL at 90nm CMOS technologyDesign And Analysis of Charge Pump for PLL at 90nm CMOS technology
Design And Analysis of Charge Pump for PLL at 90nm CMOS technology
 
CMOS Analog Design Lect 1
CMOS Analog Design  Lect 1CMOS Analog Design  Lect 1
CMOS Analog Design Lect 1
 
4. Formal Equivalence Checking (Formality).pptx
4. Formal Equivalence Checking (Formality).pptx4. Formal Equivalence Checking (Formality).pptx
4. Formal Equivalence Checking (Formality).pptx
 
Applications of ATPG
Applications of ATPGApplications of ATPG
Applications of ATPG
 
OPAMP integrator & differentiator.pptx
OPAMP integrator  & differentiator.pptxOPAMP integrator  & differentiator.pptx
OPAMP integrator & differentiator.pptx
 
Charged pump plls
Charged pump pllsCharged pump plls
Charged pump plls
 
WPE
WPEWPE
WPE
 
Inputs of physical design
Inputs of physical designInputs of physical design
Inputs of physical design
 
ASIC vs SOC vs FPGA
ASIC  vs SOC  vs FPGAASIC  vs SOC  vs FPGA
ASIC vs SOC vs FPGA
 
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
(S.C.E.T) Appliction of pll fm demodulation fsk demodulation
 
2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling2019 5 testing and verification of vlsi design_fault_modeling
2019 5 testing and verification of vlsi design_fault_modeling
 
Threshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length ModulationThreshold Voltage & Channel Length Modulation
Threshold Voltage & Channel Length Modulation
 
4 Current Mirrors 2022.pptx
4 Current Mirrors 2022.pptx4 Current Mirrors 2022.pptx
4 Current Mirrors 2022.pptx
 
Study of inter and intra chip variations
Study of inter and intra chip variationsStudy of inter and intra chip variations
Study of inter and intra chip variations
 
Design of a High Speed, Rail-to-Rail input CMOS comparator
Design of a High Speed, Rail-to-Rail input CMOS comparatorDesign of a High Speed, Rail-to-Rail input CMOS comparator
Design of a High Speed, Rail-to-Rail input CMOS comparator
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
 
Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)Multi mode multi corner (mmmc)
Multi mode multi corner (mmmc)
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
 

Viewers also liked

Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
chiragwarty
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifier
Subash John
 
3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)
firozamin
 

Viewers also liked (11)

Comparison of CMOS Current Mirror Sources
Comparison of CMOS Current Mirror SourcesComparison of CMOS Current Mirror Sources
Comparison of CMOS Current Mirror Sources
 
Integration of Technology K-12
Integration of Technology K-12Integration of Technology K-12
Integration of Technology K-12
 
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite LinkPhase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
 
Project 2 Cascode
Project 2 CascodeProject 2 Cascode
Project 2 Cascode
 
A New CMOS Voltage Divider Based Current Mirror, Compared with the Basic a...
A New CMOS Voltage Divider Based Current Mirror,    Compared with the Basic a...A New CMOS Voltage Divider Based Current Mirror,    Compared with the Basic a...
A New CMOS Voltage Divider Based Current Mirror, Compared with the Basic a...
 
Seminar on Cascode amplifier
Seminar on Cascode amplifierSeminar on Cascode amplifier
Seminar on Cascode amplifier
 
CE CB (cascade) amplifier
CE CB (cascade) amplifierCE CB (cascade) amplifier
CE CB (cascade) amplifier
 
Fet basics-1
Fet basics-1Fet basics-1
Fet basics-1
 
CE, CB, CC AMPLIFIERS
 CE, CB, CC AMPLIFIERS CE, CB, CC AMPLIFIERS
CE, CB, CC AMPLIFIERS
 
Bjt amplifiers
Bjt amplifiersBjt amplifiers
Bjt amplifiers
 
3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)3.bipolar junction transistor (bjt)
3.bipolar junction transistor (bjt)
 

Similar to Design of optimum self cascode low voltage current mirror

Introduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.pptIntroduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.ppt
Lyka Gumatay
 

Similar to Design of optimum self cascode low voltage current mirror (20)

An Improved Single Phase Transformer less Inverter Topology for Cost Effecti...
An Improved Single Phase Transformer less Inverter Topology  for Cost Effecti...An Improved Single Phase Transformer less Inverter Topology  for Cost Effecti...
An Improved Single Phase Transformer less Inverter Topology for Cost Effecti...
 
Current mirror-A constant current circuit
Current mirror-A constant current circuitCurrent mirror-A constant current circuit
Current mirror-A constant current circuit
 
Introduction_Power_Supply-6-9-10.pptx
Introduction_Power_Supply-6-9-10.pptxIntroduction_Power_Supply-6-9-10.pptx
Introduction_Power_Supply-6-9-10.pptx
 
Introduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.pptIntroduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.ppt
 
Introduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.pptIntroduction_Power_Supply-6-9-10.ppt
Introduction_Power_Supply-6-9-10.ppt
 
MOSFETs: Single Stage IC Amplifier
MOSFETs: Single Stage IC AmplifierMOSFETs: Single Stage IC Amplifier
MOSFETs: Single Stage IC Amplifier
 
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUITA NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
A NEW LOW VOLTAGE P-MOS BULK DRIVEN CURRENT MIRROR CIRCUIT
 
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
IRJET- Design and Analysis of Current Starved and Differential Pair VCO for L...
 
Mini Project 2 - Wien Bridge Oscillator
Mini Project 2 - Wien Bridge OscillatorMini Project 2 - Wien Bridge Oscillator
Mini Project 2 - Wien Bridge Oscillator
 
Hvdc
HvdcHvdc
Hvdc
 
Power supply 230v AC to 12v DC
Power supply 230v AC to 12v DC Power supply 230v AC to 12v DC
Power supply 230v AC to 12v DC
 
Conventional and emerging converter technologies in hvdc power transmission s...
Conventional and emerging converter technologies in hvdc power transmission s...Conventional and emerging converter technologies in hvdc power transmission s...
Conventional and emerging converter technologies in hvdc power transmission s...
 
ICIECA 2014 Paper 23
ICIECA 2014 Paper 23ICIECA 2014 Paper 23
ICIECA 2014 Paper 23
 
HVDC
HVDCHVDC
HVDC
 
Design of oscillators using cmos ota
Design of oscillators using cmos otaDesign of oscillators using cmos ota
Design of oscillators using cmos ota
 
Design of oscillators using cmos ota
Design of oscillators using cmos otaDesign of oscillators using cmos ota
Design of oscillators using cmos ota
 
Iisrt 5-design of oscillators using cmos ota
Iisrt 5-design of oscillators using cmos otaIisrt 5-design of oscillators using cmos ota
Iisrt 5-design of oscillators using cmos ota
 
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
IRJET- Design and Analysis of Single Ended Primary Inductance Converter (SEPI...
 
Design of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck ConverterDesign of a Non-Ideal Buck Converter
Design of a Non-Ideal Buck Converter
 
New zv zcs full bridge dc-dc converter with fuzzy & pi control
New zv zcs full bridge dc-dc converter with fuzzy & pi controlNew zv zcs full bridge dc-dc converter with fuzzy & pi control
New zv zcs full bridge dc-dc converter with fuzzy & pi control
 

Recently uploaded

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
Enterprise Knowledge
 

Recently uploaded (20)

How to convert PDF to text with Nanonets
How to convert PDF to text with NanonetsHow to convert PDF to text with Nanonets
How to convert PDF to text with Nanonets
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdfThe Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
The Role of Taxonomy and Ontology in Semantic Layers - Heather Hedden.pdf
 
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time AutomationFrom Event to Action: Accelerate Your Decision Making with Real-Time Automation
From Event to Action: Accelerate Your Decision Making with Real-Time Automation
 
08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men08448380779 Call Girls In Civil Lines Women Seeking Men
08448380779 Call Girls In Civil Lines Women Seeking Men
 
Scaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organizationScaling API-first – The story of a global engineering organization
Scaling API-first – The story of a global engineering organization
 
Advantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your BusinessAdvantages of Hiring UIUX Design Service Providers for Your Business
Advantages of Hiring UIUX Design Service Providers for Your Business
 
Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024Finology Group – Insurtech Innovation Award 2024
Finology Group – Insurtech Innovation Award 2024
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
04-2024-HHUG-Sales-and-Marketing-Alignment.pptx
 
Presentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreterPresentation on how to chat with PDF using ChatGPT code interpreter
Presentation on how to chat with PDF using ChatGPT code interpreter
 
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law DevelopmentsTrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
TrustArc Webinar - Stay Ahead of US State Data Privacy Law Developments
 
IAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI SolutionsIAC 2024 - IA Fast Track to Search Focused AI Solutions
IAC 2024 - IA Fast Track to Search Focused AI Solutions
 
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
 
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptxFactors to Consider When Choosing Accounts Payable Services Providers.pptx
Factors to Consider When Choosing Accounts Payable Services Providers.pptx
 
🐬 The future of MySQL is Postgres 🐘
🐬  The future of MySQL is Postgres   🐘🐬  The future of MySQL is Postgres   🐘
🐬 The future of MySQL is Postgres 🐘
 
Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)Powerful Google developer tools for immediate impact! (2023-24 C)
Powerful Google developer tools for immediate impact! (2023-24 C)
 
Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024Tata AIG General Insurance Company - Insurer Innovation Award 2024
Tata AIG General Insurance Company - Insurer Innovation Award 2024
 
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men08448380779 Call Girls In Greater Kailash - I Women Seeking Men
08448380779 Call Girls In Greater Kailash - I Women Seeking Men
 

Design of optimum self cascode low voltage current mirror

  • 1. Optimal High Performance Self Cascode CMOS Current Mirror BY USHASWINI CHOWDARY.M
  • 2. Introduction • To meet the needs of present era of low power portable electronic equipment, many low voltage innovative design techniques like Self cascode CMOS Current Mirror. • In this paper, we have investigated the merits and demerits of various current mirror configurations.
  • 3. • Then improved our results by using various configurations like cascode current mirror, Wilson current mirror and finally the current mirror based on self cascode CMOS. • The analysis is done using 0.18um cadence virtuoso environment.
  • 5. Limitations 1. As we can see from the basic current mirror circuit current gain is poor and the output current is having the channel length modulation effects. 2. Output resistance is finite and small value.
  • 6.
  • 7. 7 CASCODE CURRENT MIRROR • The idea of cascode structure is employed to increase the output resistance (Fig.3) and the implementation requires NMOS technology. • It is used to remove the drawback of channel length modulation in basic current mirror. • In the simulation results of basic current mirror the channel length modulation effect was not considered.
  • 8. • In practice, this effect results in significant error in copying currents. The circuit features a wide output voltage swing and requires an input voltage of approximately one diode drop plus a saturation voltage. • By maintaining the input transistors in saturation, the output current will track the input current, regardless of increases in ambient temperature
  • 10. • Advantages • Cascode current mirror eliminates the channel length modulation effect by keeping Vds1 = Vds2 constant in the ratio • Iout = [(W/L) (1+λVds2 )/(W/L) (1+λVds1)]Iref. • Improves output resistance • Disadvantages • Less accurate. • Current becomes constant for quite large value of Vds e.g. in this case minimum Vds is 1.2 V. • Body effect is also present which disturbs the output current.
  • 11.
  • 13. • A Wilson current mirror or Wilson current source is a circuit configuration designed to provide a constant current. • This circuit has the advantage of virtually eliminating the current mis-match of the conventional • current mirror thereby ensuring that the output current Iout is almost equal to the reference or input current IRef thus eliminating the drawbacks of cascode structure.
  • 14.
  • 15. • Advantages: • Curve is much flatter than basic and cascode current mirrors. • Output resistance becomes even much higher than cascode current mirror. This is caused by two positive feedback effects. • Disadvantages: • Current becomes constant for quite large value of Vds e.g. in this case minimum Vds is 1.22V
  • 16. Low voltage self cascode current mirror
  • 17. • The small signal transfer analysis of this circuit at 20 μA gave the current gain, i.e. Iout/ Iin = 1, and output resistance as 10 MΩ. T he power d issipation f or t his i s high. • They can be used as load resistances in CM circuits. They can extensively be used where power supply requirements are not the constraint
  • 18. • Advantages: • High performance since output current is constant for low value of Vds . • High output impedance. • Disadvantages: • Power dissipation is high.