SlideShare a Scribd company logo
1
System Benchmark
raghav.nayak@st.com
2
What is Benchmarking?
Defining Performance in Numeric Format
3
How is it Implemented?
4
WHY BENCHMARKING???
5
Fact : IP’s are from different provider. We Integrate IP’s to
create one SoC.
It is important to prove our New SoC gives same or better
Performance compared to existing competitor SoC
Why Benchmarking?
6
iPhone and Android Hardware
7
Does the difference come from:
 operating system (Windows, Linux, ...; 32/64 bit),
 compiler (GCC, Intel, PathScale, ...), - options,
 optimized libs (Libc...)?
Validating hardware configuration
Benchmarking Goals
8
 Comparing two systems
 Checking for regressions
 Capacity planning
 Reproducing bad behaviour to solve it
 Stress-testing to find bottlenecks
Benchmarking Goals
9
Types of Benchmarking
Application -> Real World Software
Synthetic -> Impose the workload on the component like
Processor, Memory, Network Devices etc
Parallel -> For Multicore Processors, Servers
Input/Ouput -> For Peripheral
Power -> For low power systems
10
What is Performance?
Two Metrics
 Response Time (time per task) -> User Experience
 Throughput (tasks per time) -> Benchmarking
Performance
11
 For example:
 Consider a program which converts QVGA images from the
RGB colour space to YIQ.
 An ST231 running at 300MHz can process 207 images a
second.
 A MIPS24K running at 550MHz can process 168 images a
second.
 MHz alone is not a good indicator of performance.
How do we benchmark Core Performance?
12
Performance(Tasks/second) =
(Avg No of Operations per Cycle) * ( MHz)
(No of Operations Needed to Complete Task)
Why is this? Do we need to consider other factors?
13
The number of operations required to complete the task.
 This varies, for example, it may be necessary to replace a single floating-
point operation with shift, round and normalise operations to run on an
integer core.
Average number of operations per cycle.
 This can be improved by Pipelining, Parallelism, etc
14
How we can improve performance?
Software Implementation
 Compiler
 Operating System Implementation
Hardware Design
 Cache Design
 Pipelining and Parallelism
15
Compiler Optimizations
 Optimize the common case -> using fast path
 Avoid redundancy -> reuse results
 Less code -> remove unnecessary computations
 Parallelize -> reorder operations
 Fewer jumps -> branch-free code
 Loop optimizations -> operate on loops
16
Operating System -> Symmetric Multiprocessing
17
Operating System -> Symmetric Multithreading
18
Hardware -> CPU Cache Design
19
Hardware -> Pipelining and Parallelism Design
Unpipelined
Pipelined
20
Parallelism:
 Single Instruction Multiple Data(SIMD) ->
 Multiple Instruction Multiple Data(MIMD) ->
21
Interconnect/System Bus
Communication pathway connecting two or more devices
Throughput capacity = (bus clock speed in Hz) * (no of bits wide)
22
Newman Performance Analysis
23
Summary
 Benchmarks are for comparing different hardware
architectures.
 Do not rely solely on microbenchmark results, also check
 Sanity check results
 Use a profiler
 Test your code in real life scenarios under
realistic load (macro-benchmark)
24
QUESTIONS????

More Related Content

What's hot

zIIP Capacity Planning - May 2018
zIIP Capacity Planning - May 2018zIIP Capacity Planning - May 2018
zIIP Capacity Planning - May 2018
Martin Packer
 
Tuning new versions of BMC Remedy
Tuning new versions of BMC RemedyTuning new versions of BMC Remedy
Tuning new versions of BMC Remedy
BillGleeson4
 
Migration to IBM POWER8
Migration to IBM POWER8Migration to IBM POWER8
Migration to IBM POWER8
Pavel Hampl
 
Much Ado about CPU
Much Ado about CPUMuch Ado about CPU
Much Ado about CPU
Martin Packer
 
Ajcleaner
AjcleanerAjcleaner
Ajcleaner
3awzzi
 
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
JAYAPRAKASH JPINFOTECH
 
Computer Measures of Performance
Computer Measures of PerformanceComputer Measures of Performance
Computer Measures of Performance
Forrester High School
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
Syed Zaid Irshad
 
RTDroid_Presentation
RTDroid_PresentationRTDroid_Presentation
RTDroid_Presentation
Aswin Bharadwaj
 
Commonly used measures of computer system effectiveness
Commonly used measures of computer system effectivenessCommonly used measures of computer system effectiveness
Commonly used measures of computer system effectiveness
Ron McGary
 
Much Ado About CPU
Much Ado About CPUMuch Ado About CPU
Much Ado About CPU
Martin Packer
 
Top 5 performance and capacity challenges for z/OS
Top 5 performance and capacity challenges for z/OS Top 5 performance and capacity challenges for z/OS
Top 5 performance and capacity challenges for z/OS
Metron
 
ILOG BRMS Mainframe Options
ILOG BRMS Mainframe OptionsILOG BRMS Mainframe Options
ILOG BRMS Mainframe Options
ilog
 
Life And Times Of An Address Space
Life And Times Of An Address SpaceLife And Times Of An Address Space
Life And Times Of An Address Space
Martin Packer
 
DB2 for z/OS Checkpoint and Restart Solution
DB2 for z/OS Checkpoint and Restart SolutionDB2 for z/OS Checkpoint and Restart Solution
DB2 for z/OS Checkpoint and Restart Solution
softbasemarketing
 
Mca ppt
Mca pptMca ppt
Mca ppt
SUNIL ANGADI
 

What's hot (16)

zIIP Capacity Planning - May 2018
zIIP Capacity Planning - May 2018zIIP Capacity Planning - May 2018
zIIP Capacity Planning - May 2018
 
Tuning new versions of BMC Remedy
Tuning new versions of BMC RemedyTuning new versions of BMC Remedy
Tuning new versions of BMC Remedy
 
Migration to IBM POWER8
Migration to IBM POWER8Migration to IBM POWER8
Migration to IBM POWER8
 
Much Ado about CPU
Much Ado about CPUMuch Ado about CPU
Much Ado about CPU
 
Ajcleaner
AjcleanerAjcleaner
Ajcleaner
 
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
Hybrid Hardware/Software Floating-Point Implementations for Optimized Area an...
 
Computer Measures of Performance
Computer Measures of PerformanceComputer Measures of Performance
Computer Measures of Performance
 
Dichotomy of parallel computing platforms
Dichotomy of parallel computing platformsDichotomy of parallel computing platforms
Dichotomy of parallel computing platforms
 
RTDroid_Presentation
RTDroid_PresentationRTDroid_Presentation
RTDroid_Presentation
 
Commonly used measures of computer system effectiveness
Commonly used measures of computer system effectivenessCommonly used measures of computer system effectiveness
Commonly used measures of computer system effectiveness
 
Much Ado About CPU
Much Ado About CPUMuch Ado About CPU
Much Ado About CPU
 
Top 5 performance and capacity challenges for z/OS
Top 5 performance and capacity challenges for z/OS Top 5 performance and capacity challenges for z/OS
Top 5 performance and capacity challenges for z/OS
 
ILOG BRMS Mainframe Options
ILOG BRMS Mainframe OptionsILOG BRMS Mainframe Options
ILOG BRMS Mainframe Options
 
Life And Times Of An Address Space
Life And Times Of An Address SpaceLife And Times Of An Address Space
Life And Times Of An Address Space
 
DB2 for z/OS Checkpoint and Restart Solution
DB2 for z/OS Checkpoint and Restart SolutionDB2 for z/OS Checkpoint and Restart Solution
DB2 for z/OS Checkpoint and Restart Solution
 
Mca ppt
Mca pptMca ppt
Mca ppt
 

Similar to System Benchmarking

UNIT I.pptx
UNIT I.pptxUNIT I.pptx
UNIT I.pptx
SeshuSrinivas2
 
UNIT I_Introduction.pptx
UNIT I_Introduction.pptxUNIT I_Introduction.pptx
UNIT I_Introduction.pptx
ssuser4ca1eb
 
Closed-Loop Platform Automation by Tong Zhong and Emma Collins
Closed-Loop Platform Automation by Tong Zhong and Emma CollinsClosed-Loop Platform Automation by Tong Zhong and Emma Collins
Closed-Loop Platform Automation by Tong Zhong and Emma Collins
Liz Warner
 
Closed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma CollinsClosed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma Collins
Liz Warner
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solution
Shobha Kumar
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
Pantech ProLabs India Pvt Ltd
 
Whitepaper: Where did my CPU go?
Whitepaper: Where did my CPU go?Whitepaper: Where did my CPU go?
Whitepaper: Where did my CPU go?
Kristofferson A
 
Balancing Power & Performance Webinar
Balancing Power & Performance WebinarBalancing Power & Performance Webinar
Balancing Power & Performance Webinar
Qualcomm Developer Network
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
Deepak Shankar
 
DPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet ProcessingDPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet Processing
Michelle Holley
 
eet_NPU_file.PDF
eet_NPU_file.PDFeet_NPU_file.PDF
eet_NPU_file.PDF
Gautam Kavipurapu
 
Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Community
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
Intel® Software
 
Understand and Harness the Capabilities of Intel® Xeon Phi™ Processors
Understand and Harness the Capabilities of Intel® Xeon Phi™ ProcessorsUnderstand and Harness the Capabilities of Intel® Xeon Phi™ Processors
Understand and Harness the Capabilities of Intel® Xeon Phi™ Processors
Intel® Software
 
Performance out of the box developers
Performance   out of the box developersPerformance   out of the box developers
Performance out of the box developers
Michelle Holley
 
Strata + Hadoop 2015 Slides
Strata + Hadoop 2015 SlidesStrata + Hadoop 2015 Slides
Strata + Hadoop 2015 Slides
Jun Liu
 
Introduction to embedded computing and arm processors
Introduction to embedded computing and arm processorsIntroduction to embedded computing and arm processors
Introduction to embedded computing and arm processors
Siva Kumar
 
5 pipeline arch_rationale
5 pipeline arch_rationale5 pipeline arch_rationale
5 pipeline arch_rationale
videos
 
NoSQL meetup July 2011
NoSQL meetup July 2011NoSQL meetup July 2011
NoSQL meetup July 2011
Shay Hassidim
 
Design and Optimize your code for high-performance with Intel® Advisor and I...
Design and Optimize your code for high-performance with Intel®  Advisor and I...Design and Optimize your code for high-performance with Intel®  Advisor and I...
Design and Optimize your code for high-performance with Intel® Advisor and I...
Tyrone Systems
 

Similar to System Benchmarking (20)

UNIT I.pptx
UNIT I.pptxUNIT I.pptx
UNIT I.pptx
 
UNIT I_Introduction.pptx
UNIT I_Introduction.pptxUNIT I_Introduction.pptx
UNIT I_Introduction.pptx
 
Closed-Loop Platform Automation by Tong Zhong and Emma Collins
Closed-Loop Platform Automation by Tong Zhong and Emma CollinsClosed-Loop Platform Automation by Tong Zhong and Emma Collins
Closed-Loop Platform Automation by Tong Zhong and Emma Collins
 
Closed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma CollinsClosed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma Collins
 
Cse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solutionCse viii-advanced-computer-architectures-06cs81-solution
Cse viii-advanced-computer-architectures-06cs81-solution
 
Introduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSPIntroduction to Blackfin BF532 DSP
Introduction to Blackfin BF532 DSP
 
Whitepaper: Where did my CPU go?
Whitepaper: Where did my CPU go?Whitepaper: Where did my CPU go?
Whitepaper: Where did my CPU go?
 
Balancing Power & Performance Webinar
Balancing Power & Performance WebinarBalancing Power & Performance Webinar
Balancing Power & Performance Webinar
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
 
DPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet ProcessingDPDK: Multi Architecture High Performance Packet Processing
DPDK: Multi Architecture High Performance Packet Processing
 
eet_NPU_file.PDF
eet_NPU_file.PDFeet_NPU_file.PDF
eet_NPU_file.PDF
 
Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK Ceph Day Taipei - Accelerate Ceph via SPDK
Ceph Day Taipei - Accelerate Ceph via SPDK
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
 
Understand and Harness the Capabilities of Intel® Xeon Phi™ Processors
Understand and Harness the Capabilities of Intel® Xeon Phi™ ProcessorsUnderstand and Harness the Capabilities of Intel® Xeon Phi™ Processors
Understand and Harness the Capabilities of Intel® Xeon Phi™ Processors
 
Performance out of the box developers
Performance   out of the box developersPerformance   out of the box developers
Performance out of the box developers
 
Strata + Hadoop 2015 Slides
Strata + Hadoop 2015 SlidesStrata + Hadoop 2015 Slides
Strata + Hadoop 2015 Slides
 
Introduction to embedded computing and arm processors
Introduction to embedded computing and arm processorsIntroduction to embedded computing and arm processors
Introduction to embedded computing and arm processors
 
5 pipeline arch_rationale
5 pipeline arch_rationale5 pipeline arch_rationale
5 pipeline arch_rationale
 
NoSQL meetup July 2011
NoSQL meetup July 2011NoSQL meetup July 2011
NoSQL meetup July 2011
 
Design and Optimize your code for high-performance with Intel® Advisor and I...
Design and Optimize your code for high-performance with Intel®  Advisor and I...Design and Optimize your code for high-performance with Intel®  Advisor and I...
Design and Optimize your code for high-performance with Intel® Advisor and I...
 

Recently uploaded

International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
gerogepatton
 
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
IJECEIAES
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
MDSABBIROJJAMANPAYEL
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
Rahul
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
abbyasa1014
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
mamunhossenbd75
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
co23btech11018
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
enizeyimana36
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
mamamaam477
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
Yasser Mahgoub
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
Madan Karki
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
IJNSA Journal
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
Hitesh Mohapatra
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
gerogepatton
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
JamalHussainArman
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
kandramariana6
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
insn4465
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
SUTEJAS
 
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEMTIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
HODECEDSIET
 

Recently uploaded (20)

International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...International Conference on NLP, Artificial Intelligence, Machine Learning an...
International Conference on NLP, Artificial Intelligence, Machine Learning an...
 
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
Redefining brain tumor segmentation: a cutting-edge convolutional neural netw...
 
Properties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptxProperties Railway Sleepers and Test.pptx
Properties Railway Sleepers and Test.pptx
 
ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024ACEP Magazine edition 4th launched on 05.06.2024
ACEP Magazine edition 4th launched on 05.06.2024
 
Engineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdfEngineering Drawings Lecture Detail Drawings 2014.pdf
Engineering Drawings Lecture Detail Drawings 2014.pdf
 
Heat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation pptHeat Resistant Concrete Presentation ppt
Heat Resistant Concrete Presentation ppt
 
Computational Engineering IITH Presentation
Computational Engineering IITH PresentationComputational Engineering IITH Presentation
Computational Engineering IITH Presentation
 
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball playEric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
Eric Nizeyimana's document 2006 from gicumbi to ttc nyamata handball play
 
Engine Lubrication performance System.pdf
Engine Lubrication performance System.pdfEngine Lubrication performance System.pdf
Engine Lubrication performance System.pdf
 
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
2008 BUILDING CONSTRUCTION Illustrated - Ching Chapter 02 The Building.pdf
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
Manufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptxManufacturing Process of molasses based distillery ppt.pptx
Manufacturing Process of molasses based distillery ppt.pptx
 
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSA SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMS
 
Generative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of contentGenerative AI leverages algorithms to create various forms of content
Generative AI leverages algorithms to create various forms of content
 
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELDEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODEL
 
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptxML Based Model for NIDS MSc Updated Presentation.v2.pptx
ML Based Model for NIDS MSc Updated Presentation.v2.pptx
 
132/33KV substation case study Presentation
132/33KV substation case study Presentation132/33KV substation case study Presentation
132/33KV substation case study Presentation
 
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
哪里办理(csu毕业证书)查尔斯特大学毕业证硕士学历原版一模一样
 
Understanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine LearningUnderstanding Inductive Bias in Machine Learning
Understanding Inductive Bias in Machine Learning
 
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEMTIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEM
 

System Benchmarking

  • 2. 2 What is Benchmarking? Defining Performance in Numeric Format
  • 3. 3 How is it Implemented?
  • 5. 5 Fact : IP’s are from different provider. We Integrate IP’s to create one SoC. It is important to prove our New SoC gives same or better Performance compared to existing competitor SoC Why Benchmarking?
  • 7. 7 Does the difference come from:  operating system (Windows, Linux, ...; 32/64 bit),  compiler (GCC, Intel, PathScale, ...), - options,  optimized libs (Libc...)? Validating hardware configuration Benchmarking Goals
  • 8. 8  Comparing two systems  Checking for regressions  Capacity planning  Reproducing bad behaviour to solve it  Stress-testing to find bottlenecks Benchmarking Goals
  • 9. 9 Types of Benchmarking Application -> Real World Software Synthetic -> Impose the workload on the component like Processor, Memory, Network Devices etc Parallel -> For Multicore Processors, Servers Input/Ouput -> For Peripheral Power -> For low power systems
  • 10. 10 What is Performance? Two Metrics  Response Time (time per task) -> User Experience  Throughput (tasks per time) -> Benchmarking Performance
  • 11. 11  For example:  Consider a program which converts QVGA images from the RGB colour space to YIQ.  An ST231 running at 300MHz can process 207 images a second.  A MIPS24K running at 550MHz can process 168 images a second.  MHz alone is not a good indicator of performance. How do we benchmark Core Performance?
  • 12. 12 Performance(Tasks/second) = (Avg No of Operations per Cycle) * ( MHz) (No of Operations Needed to Complete Task) Why is this? Do we need to consider other factors?
  • 13. 13 The number of operations required to complete the task.  This varies, for example, it may be necessary to replace a single floating- point operation with shift, round and normalise operations to run on an integer core. Average number of operations per cycle.  This can be improved by Pipelining, Parallelism, etc
  • 14. 14 How we can improve performance? Software Implementation  Compiler  Operating System Implementation Hardware Design  Cache Design  Pipelining and Parallelism
  • 15. 15 Compiler Optimizations  Optimize the common case -> using fast path  Avoid redundancy -> reuse results  Less code -> remove unnecessary computations  Parallelize -> reorder operations  Fewer jumps -> branch-free code  Loop optimizations -> operate on loops
  • 16. 16 Operating System -> Symmetric Multiprocessing
  • 17. 17 Operating System -> Symmetric Multithreading
  • 18. 18 Hardware -> CPU Cache Design
  • 19. 19 Hardware -> Pipelining and Parallelism Design Unpipelined Pipelined
  • 20. 20 Parallelism:  Single Instruction Multiple Data(SIMD) ->  Multiple Instruction Multiple Data(MIMD) ->
  • 21. 21 Interconnect/System Bus Communication pathway connecting two or more devices Throughput capacity = (bus clock speed in Hz) * (no of bits wide)
  • 23. 23 Summary  Benchmarks are for comparing different hardware architectures.  Do not rely solely on microbenchmark results, also check  Sanity check results  Use a profiler  Test your code in real life scenarios under realistic load (macro-benchmark)

Editor's Notes

  1. PCMARK and 3DMARK Video Card Example
  2. Operating System-> Windows Vs Linux Implementation CPU 32 bit and OS64 bit Example Compiler -> arm+gnu Vs armcc Libc -> memcpy -> SH4 uses FPU 64bit register – 450MHz - 1MB - 128.39MB/s ARM uses 32bit CPU register – 1.2GHz – 1MB - 190.59MB/s – nearly ~332MB/s 128bit NEON coprocessor register - ~750MB/s Use hardware accelerator like jazelle, neon, fpu etc.,
  3. Comparing two systems-> ISA and microarchitecture Regressions -> patches Capacity Planning -> future
  4. Application -> real time tracing Power -> power consumption system reliability and performance power states system transition
  5. Cheating -> can optimize benchmark software
  6. Parallel Programming -> Operating System or Software people Two or more processes
  7. 2 or more threads for a Process Resource Utilization CPU not IDLE DMA and CPU Example
  8. Cache Coherency ->challenging Cache Protocols SCU in ARM
  9. Fetch -> predictions Decode ->control unit, ISA, brain of brain, microprogramming Execute -> ALU,GPU,FPU Data and Branch Hazards -> Compiler
  10. SIMD ->parallel execution MIMD ->Superscalar, Multiple fetch and execution units
  11. Control Bus-> control signal(r/w)+Clock(timing)+Interrupt
  12. LMBENCH-> with and without L2 Cache + Compare DHRYSTONE -> ST40 Vs ARM scores Compilation order