SlideShare a Scribd company logo
1 of 2
Download to read offline
Size Matters
I spent all of last week in Taiwan which enjoys 20% of the world-wide OSAT factory space. Taiwanese
companies also own much of the OSAT capacity in China. As such, you can imagine the substantial
deployment success here for the low-cost NI Semiconductor Test System (STS).
I’m sitting here in the Narita, Japan airport (on my flight home to Austin, Texas) thinking about all the
National Instruments Customers who have specified PXI for Semiconductor Production Test. There are
many considerations when specifying an optimized ATE production test architecture for targeted device
product families. Customers ask me what is the most popular NI Semiconductor Test System (STS)
enclosure for Production Test? I’d like to put this question to bed, and explain that Size Matters.
The most popular STS enclosure for Lab Characterization and Sample Test (example Single-Site Test) is
the T1. The T4 enclosure is very popular for Customers seeking higher levels of Multi-Site, Customers
testing complex RF devices (such as Power Amplifiers which may require the NI RF Sub-System), and
Customers testing devices (such as Advanced CMOS Image Sensors) that require the addition of Third-
Party Hardware (to be contained within a larger test head center cavity). Fortunately all STS (T1, T2, and
T4) share the same Load Board - so migrating devices between STS is fully supported.
The open platform architecture of the STS is comprised of Fixed Costs, and Variable Costs. Variable Costs
are dominated by expense associated with the modular PXI Instruments contained within the open slots
(available within each enclosure bay). T1 has one bay, T2 (see above) has two bays, and T4 has four bays.
Fixed Costs include the STS Test Head Enclosure, Docking / Interface Hardware, PXI Chassis (in each bay),
Chassis Controller(s), and STS Software suite (TestStand Semiconductor Module, TestStand & LabVIEW).
The factory footprint of the T1 and the T2 is the same & very compact (approximately ~ 600 square-
inches). The factory footprint of the T4 is also compact (approximately ~ 1,000 square-inches).
STS Customers configuring optimized Production Test configurations tend to favor the T2 enclosure.
Especially in cases when the single bay T1 is very full, and only a few expansion slots remain open. The
economics for this decision is quite straightforward:
A 25% higher Acquisition Cost (T2 vs. T1) doubles (200%) the STS platform architecture headroom.
The slightly higher Fixed Cost of the T2 is well off-set by the benefits of Time-to-Revenue considerations.
This is especially true for the STS which are typically much lower Capital Cost to buy (than Legacy ATE),
much smaller Facilities Footprint, and many Customers report higher Throughput achieved with the STS
(than Legacy ATE) due to a very modern and modular PXI architecture. One STS competitive advantage is
a substantially lower Cost-of-Test (COT). But what should not be overlooked is the substantial (Time-to-
Revenue) get to market advantage of being able to use the same (ATE hardware + software) platform =>
Lab Characterization => NPI => Sample Test => Production Test.
In many cases, Product Engineers and Test Engineers (over time) may require the addition of PXI
Instruments to test a newer wider variety of target Product Family devices. STS customers have reported
that it is very important to not over constrain the available PXI Instruments chosen because of a concern
that a limited number of open slots may be available (for example with a T1) to address new device
roadmap testing challenges.
Providing Product Engineers and Test Engineers too few PXI instruments (or older and dated PXI
instruments) can have negative consequences for the effectiveness & productivity of these engineers to
get new silicon properly Characterized, for making important New Product Introductions (NPI) decisions,
and for accelerating the Release-to-Production of high Quality and high Throughput production test
cells. The marginal revenue benefits (getting new silicon to market sooner), may Trump marginal ATE
capital equipment acquisition savings (expected by using a single bay STS T1 enclosure).
In Semiconductor Test small hands might be helpful for manually loading and unloading devices during
Lab Characterization. But for Production Test the size of your test head enclosure is an important
consideration.
Size Matters.

More Related Content

Viewers also liked

Practica de trabajo
Practica de trabajoPractica de trabajo
Practica de trabajoTomas Torres
 
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...aiclab
 
DevOps / Agile Tools Seminar 2013
DevOps / Agile Tools Seminar 2013DevOps / Agile Tools Seminar 2013
DevOps / Agile Tools Seminar 2013Ethan Ram
 
9. morfologi gigi permanent rahang atas
9. morfologi gigi permanent rahang atas9. morfologi gigi permanent rahang atas
9. morfologi gigi permanent rahang atashasril hasanuddin
 
MKT PharmaSim 2007 (IM, CMMU)
MKT PharmaSim 2007 (IM, CMMU)MKT PharmaSim 2007 (IM, CMMU)
MKT PharmaSim 2007 (IM, CMMU)Mook NP
 
Skywork's presentation
Skywork's presentationSkywork's presentation
Skywork's presentationDiana Wu Wong
 
Competitve strategy
Competitve strategyCompetitve strategy
Competitve strategyamitgurus
 
STS Thesis by Hall 2015
STS Thesis by Hall 2015STS Thesis by Hall 2015
STS Thesis by Hall 2015Hank Lydick
 
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...Hardway Hou
 
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化Hardway Hou
 
Presentation - Brand Simulation Strategy Results
Presentation - Brand Simulation Strategy ResultsPresentation - Brand Simulation Strategy Results
Presentation - Brand Simulation Strategy ResultsHenry Jenkins
 
Teknik succesive cups build up
Teknik succesive cups build upTeknik succesive cups build up
Teknik succesive cups build upMarta riwansyah
 

Viewers also liked (16)

Diretrizes
DiretrizesDiretrizes
Diretrizes
 
Practica de trabajo
Practica de trabajoPractica de trabajo
Practica de trabajo
 
The myth of silver bullets
The myth of silver bulletsThe myth of silver bullets
The myth of silver bullets
 
degree
degreedegree
degree
 
SCANB956_000
SCANB956_000SCANB956_000
SCANB956_000
 
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
A 420uW 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coup...
 
DevOps / Agile Tools Seminar 2013
DevOps / Agile Tools Seminar 2013DevOps / Agile Tools Seminar 2013
DevOps / Agile Tools Seminar 2013
 
9. morfologi gigi permanent rahang atas
9. morfologi gigi permanent rahang atas9. morfologi gigi permanent rahang atas
9. morfologi gigi permanent rahang atas
 
MKT PharmaSim 2007 (IM, CMMU)
MKT PharmaSim 2007 (IM, CMMU)MKT PharmaSim 2007 (IM, CMMU)
MKT PharmaSim 2007 (IM, CMMU)
 
Skywork's presentation
Skywork's presentationSkywork's presentation
Skywork's presentation
 
Competitve strategy
Competitve strategyCompetitve strategy
Competitve strategy
 
STS Thesis by Hall 2015
STS Thesis by Hall 2015STS Thesis by Hall 2015
STS Thesis by Hall 2015
 
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...
TechShanghai2016 - RF Front-End Module Roadmap and Handset Architecture Chall...
 
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化
TechShanghai2016 - 从全局角度实现IC、封装和PCB的协同优化
 
Presentation - Brand Simulation Strategy Results
Presentation - Brand Simulation Strategy ResultsPresentation - Brand Simulation Strategy Results
Presentation - Brand Simulation Strategy Results
 
Teknik succesive cups build up
Teknik succesive cups build upTeknik succesive cups build up
Teknik succesive cups build up
 

Similar to Size Matters

NI-CaseStudy-cs-16240-4
NI-CaseStudy-cs-16240-4NI-CaseStudy-cs-16240-4
NI-CaseStudy-cs-16240-4Hank Lydick
 
Kes Us Intel Presentation 2008 Smaller Version
Kes Us Intel Presentation 2008 Smaller VersionKes Us Intel Presentation 2008 Smaller Version
Kes Us Intel Presentation 2008 Smaller Versioncmleong
 
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs Buy
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs BuyMicrosoft Hello World IoT 2017 - Embedded Systems Design - Build vs Buy
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs BuyFernando Luiz Cola
 
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...Ceph Community
 
Board Test Coverage and Electronic Product Testing
Board Test Coverage and Electronic Product TestingBoard Test Coverage and Electronic Product Testing
Board Test Coverage and Electronic Product TestingShiju Jacob
 
Ceph Day Chicago - Brining Ceph Storage to the Enterprise
Ceph Day Chicago - Brining Ceph Storage to the Enterprise Ceph Day Chicago - Brining Ceph Storage to the Enterprise
Ceph Day Chicago - Brining Ceph Storage to the Enterprise Ceph Community
 
CRITERION 7-1.docx - Minnesota State Colleges and Universities
CRITERION 7-1.docx - Minnesota State Colleges and UniversitiesCRITERION 7-1.docx - Minnesota State Colleges and Universities
CRITERION 7-1.docx - Minnesota State Colleges and Universitiesbutest
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-completeMurali Rai
 
Takaya Flying Probe Tester.pdf
Takaya Flying Probe Tester.pdfTakaya Flying Probe Tester.pdf
Takaya Flying Probe Tester.pdfEquip-Test Kft
 
Advanced Testing with TTCN-3 and UML Testing Profile
Advanced Testing with TTCN-3 and UML Testing ProfileAdvanced Testing with TTCN-3 and UML Testing Profile
Advanced Testing with TTCN-3 and UML Testing ProfileAxel Rennoch
 
DAIS19: On the Performance of ARM TrustZone
DAIS19: On the Performance of ARM TrustZoneDAIS19: On the Performance of ARM TrustZone
DAIS19: On the Performance of ARM TrustZoneLEGATO project
 
STS _ TLF 2014 IDT
STS _ TLF 2014 IDTSTS _ TLF 2014 IDT
STS _ TLF 2014 IDTHank Lydick
 
STS with Presto Engineering
STS with Presto EngineeringSTS with Presto Engineering
STS with Presto EngineeringHank Lydick
 
F1041028_George_Chen_Resume_9_with_Publications_Training
F1041028_George_Chen_Resume_9_with_Publications_TrainingF1041028_George_Chen_Resume_9_with_Publications_Training
F1041028_George_Chen_Resume_9_with_Publications_TrainingWei-Su Chen
 
 Test system architectures using advanced standardized test languages
 Test system architectures using advanced standardized test languages Test system architectures using advanced standardized test languages
 Test system architectures using advanced standardized test languagesMiguel Conde-Ferreira
 

Similar to Size Matters (20)

NI-CaseStudy-cs-16240-4
NI-CaseStudy-cs-16240-4NI-CaseStudy-cs-16240-4
NI-CaseStudy-cs-16240-4
 
Kes Us Intel Presentation 2008 Smaller Version
Kes Us Intel Presentation 2008 Smaller VersionKes Us Intel Presentation 2008 Smaller Version
Kes Us Intel Presentation 2008 Smaller Version
 
resumelrs_jan_2017
resumelrs_jan_2017resumelrs_jan_2017
resumelrs_jan_2017
 
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs Buy
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs BuyMicrosoft Hello World IoT 2017 - Embedded Systems Design - Build vs Buy
Microsoft Hello World IoT 2017 - Embedded Systems Design - Build vs Buy
 
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...
Ceph Day LA: Building your own disaster? The safe way to make Ceph storage re...
 
Board Test Coverage and Electronic Product Testing
Board Test Coverage and Electronic Product TestingBoard Test Coverage and Electronic Product Testing
Board Test Coverage and Electronic Product Testing
 
Ceph Day Chicago - Brining Ceph Storage to the Enterprise
Ceph Day Chicago - Brining Ceph Storage to the Enterprise Ceph Day Chicago - Brining Ceph Storage to the Enterprise
Ceph Day Chicago - Brining Ceph Storage to the Enterprise
 
CRITERION 7-1.docx - Minnesota State Colleges and Universities
CRITERION 7-1.docx - Minnesota State Colleges and UniversitiesCRITERION 7-1.docx - Minnesota State Colleges and Universities
CRITERION 7-1.docx - Minnesota State Colleges and Universities
 
Physical design-complete
Physical design-completePhysical design-complete
Physical design-complete
 
STS_Flyer
STS_FlyerSTS_Flyer
STS_Flyer
 
Takaya Flying Probe Tester.pdf
Takaya Flying Probe Tester.pdfTakaya Flying Probe Tester.pdf
Takaya Flying Probe Tester.pdf
 
Advanced Testing with TTCN-3 and UML Testing Profile
Advanced Testing with TTCN-3 and UML Testing ProfileAdvanced Testing with TTCN-3 and UML Testing Profile
Advanced Testing with TTCN-3 and UML Testing Profile
 
DAIS19: On the Performance of ARM TrustZone
DAIS19: On the Performance of ARM TrustZoneDAIS19: On the Performance of ARM TrustZone
DAIS19: On the Performance of ARM TrustZone
 
6TL NIdays 2010
6TL NIdays 2010 6TL NIdays 2010
6TL NIdays 2010
 
RDWRES8
RDWRES8RDWRES8
RDWRES8
 
STS _ TLF 2014 IDT
STS _ TLF 2014 IDTSTS _ TLF 2014 IDT
STS _ TLF 2014 IDT
 
STS with Presto Engineering
STS with Presto EngineeringSTS with Presto Engineering
STS with Presto Engineering
 
F1041028_George_Chen_Resume_9_with_Publications_Training
F1041028_George_Chen_Resume_9_with_Publications_TrainingF1041028_George_Chen_Resume_9_with_Publications_Training
F1041028_George_Chen_Resume_9_with_Publications_Training
 
 Test system architectures using advanced standardized test languages
 Test system architectures using advanced standardized test languages Test system architectures using advanced standardized test languages
 Test system architectures using advanced standardized test languages
 
Scheduling Dedicated
Scheduling DedicatedScheduling Dedicated
Scheduling Dedicated
 

More from Hank Lydick

Automated Test Outlook 2017
Automated Test Outlook 2017Automated Test Outlook 2017
Automated Test Outlook 2017Hank Lydick
 
STS RF IC Test System
STS RF IC Test SystemSTS RF IC Test System
STS RF IC Test SystemHank Lydick
 
Learn NI STS tester at Univiversity of Florida
Learn NI STS tester at Univiversity of FloridaLearn NI STS tester at Univiversity of Florida
Learn NI STS tester at Univiversity of FloridaHank Lydick
 
ATE Industry Trends
ATE Industry TrendsATE Industry Trends
ATE Industry TrendsHank Lydick
 
Smarter Test Systems
Smarter Test SystemsSmarter Test Systems
Smarter Test SystemsHank Lydick
 
STS. Smarter devices. Smarter test systems.
STS. Smarter devices. Smarter test systems.STS. Smarter devices. Smarter test systems.
STS. Smarter devices. Smarter test systems.Hank Lydick
 
STS _ Test Leadership Forum 2015
STS _ Test Leadership Forum 2015STS _ Test Leadership Forum 2015
STS _ Test Leadership Forum 2015Hank Lydick
 
NI Automated Test Outlook 2016
NI Automated Test Outlook 2016NI Automated Test Outlook 2016
NI Automated Test Outlook 2016Hank Lydick
 
Tessolve NI Days 2015
Tessolve NI Days 2015Tessolve NI Days 2015
Tessolve NI Days 2015Hank Lydick
 
NI Delivers Next-Generation Test Systems with PXI
NI Delivers Next-Generation Test Systems with PXINI Delivers Next-Generation Test Systems with PXI
NI Delivers Next-Generation Test Systems with PXIHank Lydick
 
NI Engineering Impact Awards 2015
NI Engineering Impact Awards 2015NI Engineering Impact Awards 2015
NI Engineering Impact Awards 2015Hank Lydick
 
ISRAEL_NIDays2014_Agenda
ISRAEL_NIDays2014_AgendaISRAEL_NIDays2014_Agenda
ISRAEL_NIDays2014_AgendaHank Lydick
 
Testing RF Front-End ICs With STS
Testing RF Front-End ICs With STSTesting RF Front-End ICs With STS
Testing RF Front-End ICs With STSHank Lydick
 
NI Japan with STS Customers
NI Japan with STS CustomersNI Japan with STS Customers
NI Japan with STS CustomersHank Lydick
 
STS SEMICON KOREA 2015
STS SEMICON KOREA 2015STS SEMICON KOREA 2015
STS SEMICON KOREA 2015Hank Lydick
 
NI Trend Watch 2015
NI Trend Watch 2015NI Trend Watch 2015
NI Trend Watch 2015Hank Lydick
 
Greenshores on Lake Austin
Greenshores on Lake AustinGreenshores on Lake Austin
Greenshores on Lake AustinHank Lydick
 

More from Hank Lydick (20)

Automated Test Outlook 2017
Automated Test Outlook 2017Automated Test Outlook 2017
Automated Test Outlook 2017
 
STS RF IC Test System
STS RF IC Test SystemSTS RF IC Test System
STS RF IC Test System
 
Future ATE
Future ATEFuture ATE
Future ATE
 
STS Platform
STS PlatformSTS Platform
STS Platform
 
Learn NI STS tester at Univiversity of Florida
Learn NI STS tester at Univiversity of FloridaLearn NI STS tester at Univiversity of Florida
Learn NI STS tester at Univiversity of Florida
 
STS Thesis 2015
STS Thesis 2015STS Thesis 2015
STS Thesis 2015
 
ATE Industry Trends
ATE Industry TrendsATE Industry Trends
ATE Industry Trends
 
Smarter Test Systems
Smarter Test SystemsSmarter Test Systems
Smarter Test Systems
 
STS. Smarter devices. Smarter test systems.
STS. Smarter devices. Smarter test systems.STS. Smarter devices. Smarter test systems.
STS. Smarter devices. Smarter test systems.
 
STS _ Test Leadership Forum 2015
STS _ Test Leadership Forum 2015STS _ Test Leadership Forum 2015
STS _ Test Leadership Forum 2015
 
NI Automated Test Outlook 2016
NI Automated Test Outlook 2016NI Automated Test Outlook 2016
NI Automated Test Outlook 2016
 
Tessolve NI Days 2015
Tessolve NI Days 2015Tessolve NI Days 2015
Tessolve NI Days 2015
 
NI Delivers Next-Generation Test Systems with PXI
NI Delivers Next-Generation Test Systems with PXINI Delivers Next-Generation Test Systems with PXI
NI Delivers Next-Generation Test Systems with PXI
 
NI Engineering Impact Awards 2015
NI Engineering Impact Awards 2015NI Engineering Impact Awards 2015
NI Engineering Impact Awards 2015
 
ISRAEL_NIDays2014_Agenda
ISRAEL_NIDays2014_AgendaISRAEL_NIDays2014_Agenda
ISRAEL_NIDays2014_Agenda
 
Testing RF Front-End ICs With STS
Testing RF Front-End ICs With STSTesting RF Front-End ICs With STS
Testing RF Front-End ICs With STS
 
NI Japan with STS Customers
NI Japan with STS CustomersNI Japan with STS Customers
NI Japan with STS Customers
 
STS SEMICON KOREA 2015
STS SEMICON KOREA 2015STS SEMICON KOREA 2015
STS SEMICON KOREA 2015
 
NI Trend Watch 2015
NI Trend Watch 2015NI Trend Watch 2015
NI Trend Watch 2015
 
Greenshores on Lake Austin
Greenshores on Lake AustinGreenshores on Lake Austin
Greenshores on Lake Austin
 

Size Matters

  • 1. Size Matters I spent all of last week in Taiwan which enjoys 20% of the world-wide OSAT factory space. Taiwanese companies also own much of the OSAT capacity in China. As such, you can imagine the substantial deployment success here for the low-cost NI Semiconductor Test System (STS). I’m sitting here in the Narita, Japan airport (on my flight home to Austin, Texas) thinking about all the National Instruments Customers who have specified PXI for Semiconductor Production Test. There are many considerations when specifying an optimized ATE production test architecture for targeted device product families. Customers ask me what is the most popular NI Semiconductor Test System (STS) enclosure for Production Test? I’d like to put this question to bed, and explain that Size Matters. The most popular STS enclosure for Lab Characterization and Sample Test (example Single-Site Test) is the T1. The T4 enclosure is very popular for Customers seeking higher levels of Multi-Site, Customers testing complex RF devices (such as Power Amplifiers which may require the NI RF Sub-System), and Customers testing devices (such as Advanced CMOS Image Sensors) that require the addition of Third- Party Hardware (to be contained within a larger test head center cavity). Fortunately all STS (T1, T2, and T4) share the same Load Board - so migrating devices between STS is fully supported. The open platform architecture of the STS is comprised of Fixed Costs, and Variable Costs. Variable Costs are dominated by expense associated with the modular PXI Instruments contained within the open slots (available within each enclosure bay). T1 has one bay, T2 (see above) has two bays, and T4 has four bays. Fixed Costs include the STS Test Head Enclosure, Docking / Interface Hardware, PXI Chassis (in each bay), Chassis Controller(s), and STS Software suite (TestStand Semiconductor Module, TestStand & LabVIEW). The factory footprint of the T1 and the T2 is the same & very compact (approximately ~ 600 square- inches). The factory footprint of the T4 is also compact (approximately ~ 1,000 square-inches). STS Customers configuring optimized Production Test configurations tend to favor the T2 enclosure. Especially in cases when the single bay T1 is very full, and only a few expansion slots remain open. The economics for this decision is quite straightforward: A 25% higher Acquisition Cost (T2 vs. T1) doubles (200%) the STS platform architecture headroom. The slightly higher Fixed Cost of the T2 is well off-set by the benefits of Time-to-Revenue considerations.
  • 2. This is especially true for the STS which are typically much lower Capital Cost to buy (than Legacy ATE), much smaller Facilities Footprint, and many Customers report higher Throughput achieved with the STS (than Legacy ATE) due to a very modern and modular PXI architecture. One STS competitive advantage is a substantially lower Cost-of-Test (COT). But what should not be overlooked is the substantial (Time-to- Revenue) get to market advantage of being able to use the same (ATE hardware + software) platform => Lab Characterization => NPI => Sample Test => Production Test. In many cases, Product Engineers and Test Engineers (over time) may require the addition of PXI Instruments to test a newer wider variety of target Product Family devices. STS customers have reported that it is very important to not over constrain the available PXI Instruments chosen because of a concern that a limited number of open slots may be available (for example with a T1) to address new device roadmap testing challenges. Providing Product Engineers and Test Engineers too few PXI instruments (or older and dated PXI instruments) can have negative consequences for the effectiveness & productivity of these engineers to get new silicon properly Characterized, for making important New Product Introductions (NPI) decisions, and for accelerating the Release-to-Production of high Quality and high Throughput production test cells. The marginal revenue benefits (getting new silicon to market sooner), may Trump marginal ATE capital equipment acquisition savings (expected by using a single bay STS T1 enclosure). In Semiconductor Test small hands might be helpful for manually loading and unloading devices during Lab Characterization. But for Production Test the size of your test head enclosure is an important consideration. Size Matters.