SlideShare a Scribd company logo
1 of 33
FPGA
( Field programmable gate array )
April 2008
• Prepared by :
Muhammad Ziyada
Muhammad Al tabakh
Contents
• Hardware engineers vs software developers
• FPGA Market
• History of FPGA
• Modern developments
• Architecture
• Design and programming
Hardware designers vs software developers
• The hardware engineers roll up their sleeves
and work for months without a break
• software programmers would sit back and
relax, or play ping-pong, until the hardware
was stable.
• the hardware design would quickly become
a hardware redesign for some perceived
deficiency or new feature request
VHDL solution
• In the early days, circuits as gate-level
schematics .
• saved by (HDLs).
• allowed us to describe the functionality
• Allowed design to be quickly and easily
represented and simulated
VHDL
• VHSIC hardware description language
• developed at the behest of the US Department of
Defense
• alternative to huge, complex manuals which were
subject to implementation-specific details
• logic simulators were developed to read the
VHDL files
• logic synthesis tools that read the VHDL
FPGA market
• FPGA Market Will Reach $2.75 Billion by Decade’s
End
FPGA market
• January 2008
• Celoxica Holdings has agreed the $3m sale of its
electronic system level (ESL) business to US firm
Catalytic.
• With this move, we can synthesize the top two
languages for high-level algorithm development
— C and MATLAB — and deliver both software
and hardware implementations
FPGA market
• Aerospace & Defense
• Automotive
• Broadcast Consumer
• Data Processing and Storage
• Industrial / Scientific / Medical
• Wired Communications
• Wireless Communications
FPGA market
Brief history
• the invention of the very first
computers in the 1940's and 1950's
• A Xilinx co-founder, Ross Freeman,
invented the field programmable gate array
in 1984
• FPGA come after many earlier devices
Modern development
• Configurable Logic Blocks
Registers (flip flops) for fast data storage
. Logic Routing
• Input/Output Blocks
Basic pin logic (flip flops, muxs, etc)
• Block Ram
Internal memory for data storage
• Digital Clock Managers
Clock distribution
• Programmable Routing Matrix
"Pros" and "Cons"
• Pros
Low power consumption; ideal for portable
electronics devices.
Upgradeable using software, instead of extensive
hardware replacement .
Low cost of overhead .
Sometimes replaces as many as twenty traditional
PALs.
Parallel computing possibilities .
• Cons
High cost of fabricating a completely new chip
Size constraints / limitations
More difficult to code & debug
Many applications still are, and may remain, in the
theoretical phase
"Pros" and "Cons"
FPGA vs classical architecture
• Classical operation
Fetch an instruction
Fetch a piece of data
Fetch another piece of data
Perform an operation
Store the result
:
Do the same thing all over again
FPGA vs classical architecture
• y = (a * b) + (c * d) + (e * f) + (g * h);
• the multiplications are performed in parallel
without the need to fetch and decode the
instructions. This results in orders-of-
magnitude speed improvement.
FPGA vs conventional circuit
FPGA Costs
$0
$50
$100
$150
$200
$250
$300
$350
1998 1999 2000 2001 2002 2003
Cost
per
1
Million
Gates
80’s 90’s Now
The rise of FPGA
• The first devices were primitive diode
matrices used in TV channel selectors,
HAM radio tuners, emerging defense and
space applications.
• replaced by more capable logic devices
based on arrays of combinatorial gates
• dramatic change in reprogram ability, more
flexible interconnect architectures.
The rise of FPGA
• Programmable Logic Arrays (PLA)
The rise of FPGA
• Programmable Array Logic (PAL)
The rise of FPGA
• Complex PLDs (CPLDs)
The rise of FPGA
• Field Programmable Gate Arrays (FPGAs)
Main vendors
• Xilinx spartan and vertix series
ise webback software
• Altera cyclon series
Quartus software
• Mentor Graphic
FPGAdv software
FPGA design
skip
FPGA design
FPGA programming
Languages
HDL languages ( VHDL and VERILOG )
Truth table
Block diagram
Schematic diagram
Flowchart
State machine
And more
VHDL code
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY mux2to1 IS
PORT ( w0, w1, s : IN STD_LOGIC ;
f : OUT STD_LOGIC ) ;
END mux2to1 ;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
PROCESS ( w0, w1, s )
BEGIN
IF s = '0' THEN
f <= w0 ;
ELSE f <= w1 ;
END IF ;
END PROCESS ;
END Behavior ;;
Soft cores
• MicroBlaze,PowerPC,Nios,… soft
processor
• create complete systems composed of, for
example, an 8- or 16-bit controller, a
UART, and other such I/O devices on a
single programmable chip
Soft processor
References
• Practical FPGA Programming in C
By David Pellerin, Scott Thibault
• Ece230 vhdl lectures
By Khurram Waheed
• VHDL cookbook
By peter j.ashenden
Thank you
Muhammad ziyada
modeonz007@yahoo.com
+20113246609
Muhammad al tabakh
nooo_impossible@yahoo.com
+20121539035

More Related Content

Similar to FPGA.ppt

Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod viAgi George
 
Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysUsha Mehta
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar reportrahul kumar verma
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2Oliver Stone
 
FPGAs and their applications
FPGAs and their applicationsFPGAs and their applications
FPGAs and their applicationsRichard Knoll
 
0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introduction0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introductionMaurizio Donna
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05Oliver Stone
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
Fpga optimus main_print
Fpga optimus  main_printFpga optimus  main_print
Fpga optimus main_printSushant Burde
 
Digital Systems Design
Digital Systems DesignDigital Systems Design
Digital Systems DesignReza Sameni
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAESUG
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 

Similar to FPGA.ppt (20)

Cpld and fpga mod vi
Cpld and fpga   mod viCpld and fpga   mod vi
Cpld and fpga mod vi
 
Basic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate ArraysBasic Design Flow for Field Programmable Gate Arrays
Basic Design Flow for Field Programmable Gate Arrays
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar report
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2
 
Lecture syn 024.cpld-fpga
Lecture syn 024.cpld-fpgaLecture syn 024.cpld-fpga
Lecture syn 024.cpld-fpga
 
HiPEAC-Keynote.pptx
HiPEAC-Keynote.pptxHiPEAC-Keynote.pptx
HiPEAC-Keynote.pptx
 
FPGAs and their applications
FPGAs and their applicationsFPGAs and their applications
FPGAs and their applications
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
Fpga
FpgaFpga
Fpga
 
0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introduction0.FPGA for dummies: Historical introduction
0.FPGA for dummies: Historical introduction
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
FPGA workshop
FPGA workshopFPGA workshop
FPGA workshop
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Fpga optimus main_print
Fpga optimus  main_printFpga optimus  main_print
Fpga optimus main_print
 
Vlsi lab
Vlsi labVlsi lab
Vlsi lab
 
Digital Systems Design
Digital Systems DesignDigital Systems Design
Digital Systems Design
 
Toward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGAToward a Methodology to turn Smalltak code into FPGA
Toward a Methodology to turn Smalltak code into FPGA
 
Lecture1
Lecture1Lecture1
Lecture1
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 

Recently uploaded

(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...
(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...
(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...ranjana rawat
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCall Girls in Nagpur High Profile
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINESIVASHANKAR N
 
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...RajaP95
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...Soham Mondal
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130Suhani Kapoor
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM.        DIMENSIONAL ANALYSISUNIT-III FMM.        DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSISrknatarajan
 
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).pptssuser5c9d4b1
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSHARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSRajkumarAkumalla
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxupamatechverse
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxupamatechverse
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...ranjana rawat
 
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escortsranjana rawat
 
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxIntroduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxupamatechverse
 
Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations120cr0395
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escortsranjana rawat
 

Recently uploaded (20)

(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...
(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...
(TARA) Talegaon Dabhade Call Girls Just Call 7001035870 [ Cash on Delivery ] ...
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
 
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINEMANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
MANUFACTURING PROCESS-II UNIT-2 LATHE MACHINE
 
Roadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and RoutesRoadmap to Membership of RICS - Pathways and Routes
Roadmap to Membership of RICS - Pathways and Routes
 
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
IMPLICATIONS OF THE ABOVE HOLISTIC UNDERSTANDING OF HARMONY ON PROFESSIONAL E...
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
 
UNIT-III FMM. DIMENSIONAL ANALYSIS
UNIT-III FMM.        DIMENSIONAL ANALYSISUNIT-III FMM.        DIMENSIONAL ANALYSIS
UNIT-III FMM. DIMENSIONAL ANALYSIS
 
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
247267395-1-Symmetric-and-distributed-shared-memory-architectures-ppt (1).ppt
 
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANVI) Koregaon Park Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICSHARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
HARDNESS, FRACTURE TOUGHNESS AND STRENGTH OF CERAMICS
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
 
Introduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptxIntroduction and different types of Ethernet.pptx
Introduction and different types of Ethernet.pptx
 
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
(ANJALI) Dange Chowk Call Girls Just Call 7001035870 [ Cash on Delivery ] Pun...
 
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Isha Call 7001035870 Meet With Nagpur Escorts
 
Introduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptxIntroduction to IEEE STANDARDS and its different types.pptx
Introduction to IEEE STANDARDS and its different types.pptx
 
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINEDJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
DJARUM4D - SLOT GACOR ONLINE | SLOT DEMO ONLINE
 
Extrusion Processes and Their Limitations
Extrusion Processes and Their LimitationsExtrusion Processes and Their Limitations
Extrusion Processes and Their Limitations
 
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
 
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
(MEERA) Dapodi Call Girls Just Call 7001035870 [ Cash on Delivery ] Pune Escorts
 

FPGA.ppt

  • 1. FPGA ( Field programmable gate array ) April 2008 • Prepared by : Muhammad Ziyada Muhammad Al tabakh
  • 2. Contents • Hardware engineers vs software developers • FPGA Market • History of FPGA • Modern developments • Architecture • Design and programming
  • 3. Hardware designers vs software developers • The hardware engineers roll up their sleeves and work for months without a break • software programmers would sit back and relax, or play ping-pong, until the hardware was stable. • the hardware design would quickly become a hardware redesign for some perceived deficiency or new feature request
  • 4.
  • 5.
  • 6. VHDL solution • In the early days, circuits as gate-level schematics . • saved by (HDLs). • allowed us to describe the functionality • Allowed design to be quickly and easily represented and simulated
  • 7. VHDL • VHSIC hardware description language • developed at the behest of the US Department of Defense • alternative to huge, complex manuals which were subject to implementation-specific details • logic simulators were developed to read the VHDL files • logic synthesis tools that read the VHDL
  • 8. FPGA market • FPGA Market Will Reach $2.75 Billion by Decade’s End
  • 9. FPGA market • January 2008 • Celoxica Holdings has agreed the $3m sale of its electronic system level (ESL) business to US firm Catalytic. • With this move, we can synthesize the top two languages for high-level algorithm development — C and MATLAB — and deliver both software and hardware implementations
  • 10. FPGA market • Aerospace & Defense • Automotive • Broadcast Consumer • Data Processing and Storage • Industrial / Scientific / Medical • Wired Communications • Wireless Communications
  • 12. Brief history • the invention of the very first computers in the 1940's and 1950's • A Xilinx co-founder, Ross Freeman, invented the field programmable gate array in 1984 • FPGA come after many earlier devices
  • 13. Modern development • Configurable Logic Blocks Registers (flip flops) for fast data storage . Logic Routing • Input/Output Blocks Basic pin logic (flip flops, muxs, etc) • Block Ram Internal memory for data storage • Digital Clock Managers Clock distribution • Programmable Routing Matrix
  • 14. "Pros" and "Cons" • Pros Low power consumption; ideal for portable electronics devices. Upgradeable using software, instead of extensive hardware replacement . Low cost of overhead . Sometimes replaces as many as twenty traditional PALs. Parallel computing possibilities .
  • 15. • Cons High cost of fabricating a completely new chip Size constraints / limitations More difficult to code & debug Many applications still are, and may remain, in the theoretical phase "Pros" and "Cons"
  • 16. FPGA vs classical architecture • Classical operation Fetch an instruction Fetch a piece of data Fetch another piece of data Perform an operation Store the result : Do the same thing all over again
  • 17. FPGA vs classical architecture • y = (a * b) + (c * d) + (e * f) + (g * h); • the multiplications are performed in parallel without the need to fetch and decode the instructions. This results in orders-of- magnitude speed improvement.
  • 18. FPGA vs conventional circuit FPGA Costs $0 $50 $100 $150 $200 $250 $300 $350 1998 1999 2000 2001 2002 2003 Cost per 1 Million Gates 80’s 90’s Now
  • 19. The rise of FPGA • The first devices were primitive diode matrices used in TV channel selectors, HAM radio tuners, emerging defense and space applications. • replaced by more capable logic devices based on arrays of combinatorial gates • dramatic change in reprogram ability, more flexible interconnect architectures.
  • 20. The rise of FPGA • Programmable Logic Arrays (PLA)
  • 21. The rise of FPGA • Programmable Array Logic (PAL)
  • 22. The rise of FPGA • Complex PLDs (CPLDs)
  • 23. The rise of FPGA • Field Programmable Gate Arrays (FPGAs)
  • 24. Main vendors • Xilinx spartan and vertix series ise webback software • Altera cyclon series Quartus software • Mentor Graphic FPGAdv software
  • 27.
  • 28. FPGA programming Languages HDL languages ( VHDL and VERILOG ) Truth table Block diagram Schematic diagram Flowchart State machine And more
  • 29. VHDL code LIBRARY ieee ; USE ieee.std_logic_1164.all ; ENTITY mux2to1 IS PORT ( w0, w1, s : IN STD_LOGIC ; f : OUT STD_LOGIC ) ; END mux2to1 ; ARCHITECTURE Behavior OF mux2to1 IS BEGIN PROCESS ( w0, w1, s ) BEGIN IF s = '0' THEN f <= w0 ; ELSE f <= w1 ; END IF ; END PROCESS ; END Behavior ;;
  • 30. Soft cores • MicroBlaze,PowerPC,Nios,… soft processor • create complete systems composed of, for example, an 8- or 16-bit controller, a UART, and other such I/O devices on a single programmable chip
  • 32. References • Practical FPGA Programming in C By David Pellerin, Scott Thibault • Ece230 vhdl lectures By Khurram Waheed • VHDL cookbook By peter j.ashenden
  • 33. Thank you Muhammad ziyada modeonz007@yahoo.com +20113246609 Muhammad al tabakh nooo_impossible@yahoo.com +20121539035