SlideShare a Scribd company logo
1 of 16
Quick logic FPGA
By: Sakshi Bhargava (120398)
BlockRAMs
BlockRAMs
Configurable
Logic
Blocks
I/O
Blocks
What is an FPGA?
Block
RAMs
• designs must be sent
for expensive and time
consuming fabrication
in semiconductor foundry
• bought off the shelf
and reconfigured by
designers themselves
Two competing implementation approaches
ASIC
Application Specific
Integrated Circuit
FPGA
Field Programmable
Gate Array
• designed all the way
from behavioral description
to physical layout
• no physical layout design;
design ends with
a bitstream used
to configure a device
Which Way to Go?
Off-the-shelf
Low development cost
Short time to market
Reconfigurability
High performance
ASICs FPGAs
Low power
Low cost in
high volumes
Other FPGA Advantages
• Manufacturing cycle for ASIC is very costly,
lengthy and engages lots of manpower
– Mistakes not detected at design time have large
impact on development time and cost
– FPGAs are perfect for rapid prototyping of digital
circuits
• Easy upgrades like in case of software
• Unique applications
– reconfigurable computing
Major FPGA Vendors
SRAM-based FPGAs
• Xilinx, Inc.
• Altera Corp.
• Atmel
• Lattice Semiconductor
Flash & antifuse FPGAs
• Actel Corp.
• Quick Logic Corp.
Share about 90% of the market
Quicklogic
• Headquarter: Sunnyvale, USA
• Applications
Smart phones
Wearables
Mobile enterprises
Tablets
LOGIC CELL
Antifuse
• Quick Logic Corporation refers to their
antifuses as "ViaLinks" because blown fuses
create a connection between two crossing
layers of wiring on the chip in the same way
that a via on a printed circuit board creates a
connection between copper layers.
Antifuse technology
Quick logic Vialink Antifuse
Quick logic latest devices
• PALO ALTO, Calif. — Quick Logic Corp. is backing away from the FPGA market, saying it will instead
focus on an ASSP-like sector called customer specific standard products (CSSPs).
• Quick Logic has been selling the PolarPro line of low-power, one-time programmable FPGAs, which
competed against products from rivals Actel, Altera, Lattice and Xilinx.
• But going forward, FPGA pioneer QuickLogic will no longer position the PolarPro line for
mainstream FPGA applications. The company will continue to sell FPGA products to niche-oriented
applications in the aerospace, military and related fronts.
• Instead, the company will focus on what it calls CSSPs, which includes a recently-introduced
controller line
• QuickLogic had a tough time competing against what Hart called the "Coke and Pepsi" in FPGAs:
Altera and Xilinx
• It also appears that QuickLogic bet on the wrong technology. QuickLogic announced samples of the
PolarPro family in December of 2005 and delivered production silicon in 2006. At the time, the
PolarPro family boasted a number of innovative architectural features, including an inactive power
consumption of only 10-microAmps and special embedded first-in, first-out (FIFO) controller blocks.
• The company had a tough time selling the FPGAs, which are based on a one-time programmable
technology, Hart said. Customers wanted "re-programmable" solutions, he added.
• The device, which is called ArcticLink, is a CSSP that can be configured to support several
communications and peripheral protocols for handheld systems.
Development tools
QuickLogic provides a complete design
environment for Field Programmable
Gate Array (FPGA) designs.
QuickLogic development software helps
you increase productivity, shorten design
cycles, achieve design performance and
power requirements quickly and
efficiently.
QuickWorks® supports Windows
operating systems, and provides a
comprehensive design environment
ranging from schematic and HDL-base
design entry, HDL language editors and
tutorials, logic synthesis, place and route,
timing analysis, and simulation support.
QuickLogic has partnered with Mentor
Graphics and Aldec Inc. to provide
industry leading synthesis and simulation
tools, as well as provide an interface to
other industry standard EDA tools.
In addition, QuickLogic provides various
reference design kits and software
development kits to shorten your
verification cycles.
References
 http://www.powershow.com/view3/437604-
NTBiM/Antifuse_and_Rupture_powerpoint_ppt_presentatio
n
 www.quicklogic.com/
 http://www.quicklogic.com/solutions/cssp/showcase/
 https://www.youtube.com/watch?v=KzCqWrnbT9Q
 Page no. 36-37, quick logic fpga, Field programmable custom
computing technology book, springer publication edited by
joffery

More Related Content

What's hot

ODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based DesignODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based Designjennimenni
 
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...David Buck
 
Running Kubernetes on OpenStack
Running Kubernetes on OpenStackRunning Kubernetes on OpenStack
Running Kubernetes on OpenStackLiz Warner
 
Advanced embedded training details & syllabus - Wiztech
Advanced embedded training details & syllabus - WiztechAdvanced embedded training details & syllabus - Wiztech
Advanced embedded training details & syllabus - WiztechWiztech Automation Solutions
 
EXTENT-2016: Realisation of a Collaborative Approach to Test Automation
EXTENT-2016: Realisation of a Collaborative Approach to Test AutomationEXTENT-2016: Realisation of a Collaborative Approach to Test Automation
EXTENT-2016: Realisation of a Collaborative Approach to Test AutomationIosif Itkin
 
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...Open Networking Summits
 
Real-world Vision Systems Design: Challenges and Techniques
Real-world Vision Systems Design: Challenges and TechniquesReal-world Vision Systems Design: Challenges and Techniques
Real-world Vision Systems Design: Challenges and TechniquesYury Gorbachev
 
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured Objects
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured ObjectsRA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured Objects
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured ObjectsRockwell Automation
 
Improving Quality of Service via Intel RDT
Improving Quality of Service via Intel RDTImproving Quality of Service via Intel RDT
Improving Quality of Service via Intel RDTLiz Warner
 

What's hot (13)

ODB++ Format for PCB Designs
ODB++ Format for PCB DesignsODB++ Format for PCB Designs
ODB++ Format for PCB Designs
 
ODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based DesignODSA Design Tools for Chiplet-Based Design
ODSA Design Tools for Chiplet-Based Design
 
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...
Everything You Wanted to Know About JIT Compilation but Were Afraid to Ask [J...
 
Pitch Deck
Pitch DeckPitch Deck
Pitch Deck
 
Running Kubernetes on OpenStack
Running Kubernetes on OpenStackRunning Kubernetes on OpenStack
Running Kubernetes on OpenStack
 
Advanced embedded training details & syllabus - Wiztech
Advanced embedded training details & syllabus - WiztechAdvanced embedded training details & syllabus - Wiztech
Advanced embedded training details & syllabus - Wiztech
 
AdnanAlbujuq_2
AdnanAlbujuq_2AdnanAlbujuq_2
AdnanAlbujuq_2
 
EXTENT-2016: Realisation of a Collaborative Approach to Test Automation
EXTENT-2016: Realisation of a Collaborative Approach to Test AutomationEXTENT-2016: Realisation of a Collaborative Approach to Test Automation
EXTENT-2016: Realisation of a Collaborative Approach to Test Automation
 
Medical devices capabilities
Medical devices capabilitiesMedical devices capabilities
Medical devices capabilities
 
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...
OPNFV Webinar – No Time to Wait: Accelerating NFV Time to Market Through Open...
 
Real-world Vision Systems Design: Challenges and Techniques
Real-world Vision Systems Design: Challenges and TechniquesReal-world Vision Systems Design: Challenges and Techniques
Real-world Vision Systems Design: Challenges and Techniques
 
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured Objects
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured ObjectsRA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured Objects
RA TechED 2019 - SY07- Next-Gen Device Library of Preconfigured Objects
 
Improving Quality of Service via Intel RDT
Improving Quality of Service via Intel RDTImproving Quality of Service via Intel RDT
Improving Quality of Service via Intel RDT
 

Viewers also liked

Three types of wireless technology
Three types of wireless technologyThree types of wireless technology
Three types of wireless technologyRashmi Joaa
 
Wireless communication
Wireless communicationWireless communication
Wireless communicationKomal Gandhi
 
Wireless communication
Wireless communicationWireless communication
Wireless communicationDarshan Maru
 
Basic concepts of wireless communication system
Basic concepts of wireless communication systemBasic concepts of wireless communication system
Basic concepts of wireless communication systemBogs De Castro
 
Wireless technology
Wireless technologyWireless technology
Wireless technologyFatma Ala'a
 

Viewers also liked (6)

Three types of wireless technology
Three types of wireless technologyThree types of wireless technology
Three types of wireless technology
 
Wireless communication
Wireless communicationWireless communication
Wireless communication
 
Wireless communication
Wireless communicationWireless communication
Wireless communication
 
wireless communication
wireless communicationwireless communication
wireless communication
 
Basic concepts of wireless communication system
Basic concepts of wireless communication systemBasic concepts of wireless communication system
Basic concepts of wireless communication system
 
Wireless technology
Wireless technologyWireless technology
Wireless technology
 

Similar to Quick Logic FPGA Overview

Introduction to FPGA.ppt
Introduction to FPGA.pptIntroduction to FPGA.ppt
Introduction to FPGA.pptKBinduMadhavi1
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)Sɐɐp ɐɥɯǝp
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONieijjournal1
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar reportrahul kumar verma
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design ChallengesKrishna Gaihre
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGADeepak Kumar
 

Similar to Quick Logic FPGA Overview (20)

ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
 
FPGA.ppt
FPGA.pptFPGA.ppt
FPGA.ppt
 
Introduction to FPGA.ppt
Introduction to FPGA.pptIntroduction to FPGA.ppt
Introduction to FPGA.ppt
 
Fpga
FpgaFpga
Fpga
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
 
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATIONFROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar report
 
ASIC vs FPGA
ASIC vs FPGAASIC vs FPGA
ASIC vs FPGA
 
Fpga vs asic
Fpga vs asicFpga vs asic
Fpga vs asic
 
Asic vs fpga
Asic vs fpgaAsic vs fpga
Asic vs fpga
 
Stratix FPGA Overview
Stratix FPGA OverviewStratix FPGA Overview
Stratix FPGA Overview
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
FPGA Design Challenges
FPGA Design ChallengesFPGA Design Challenges
FPGA Design Challenges
 
nios.ppt
nios.pptnios.ppt
nios.ppt
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
HiPEAC-Keynote.pptx
HiPEAC-Keynote.pptxHiPEAC-Keynote.pptx
HiPEAC-Keynote.pptx
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
 

Recently uploaded

Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Scott Keck-Warren
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...shyamraj55
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfAddepto
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesSinan KOZAK
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptxLBM Solutions
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brandgvaughan
 
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Commit University
 
My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024The Digital Insurer
 
costume and set research powerpoint presentation
costume and set research powerpoint presentationcostume and set research powerpoint presentation
costume and set research powerpoint presentationphoebematthew05
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr BaganFwdays
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Wonjun Hwang
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Mark Simos
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Patryk Bandurski
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebUiPathCommunity
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...Fwdays
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsRizwan Syed
 
Science&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfScience&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfjimielynbastida
 
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii SoldatenkoFwdays
 

Recently uploaded (20)

Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024Advanced Test Driven-Development @ php[tek] 2024
Advanced Test Driven-Development @ php[tek] 2024
 
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
Automating Business Process via MuleSoft Composer | Bangalore MuleSoft Meetup...
 
Gen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdfGen AI in Business - Global Trends Report 2024.pdf
Gen AI in Business - Global Trends Report 2024.pdf
 
Unblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen FramesUnblocking The Main Thread Solving ANRs and Frozen Frames
Unblocking The Main Thread Solving ANRs and Frozen Frames
 
Key Features Of Token Development (1).pptx
Key  Features Of Token  Development (1).pptxKey  Features Of Token  Development (1).pptx
Key Features Of Token Development (1).pptx
 
WordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your BrandWordPress Websites for Engineers: Elevate Your Brand
WordPress Websites for Engineers: Elevate Your Brand
 
Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!Nell’iperspazio con Rocket: il Framework Web di Rust!
Nell’iperspazio con Rocket: il Framework Web di Rust!
 
My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024My INSURER PTE LTD - Insurtech Innovation Award 2024
My INSURER PTE LTD - Insurtech Innovation Award 2024
 
costume and set research powerpoint presentation
costume and set research powerpoint presentationcostume and set research powerpoint presentation
costume and set research powerpoint presentation
 
"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan"ML in Production",Oleksandr Bagan
"ML in Production",Oleksandr Bagan
 
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
Bun (KitWorks Team Study 노별마루 발표 2024.4.22)
 
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
Tampa BSides - Chef's Tour of Microsoft Security Adoption Framework (SAF)
 
DMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special EditionDMCC Future of Trade Web3 - Special Edition
DMCC Future of Trade Web3 - Special Edition
 
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
Integration and Automation in Practice: CI/CD in Mule Integration and Automat...
 
Dev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio WebDev Dives: Streamline document processing with UiPath Studio Web
Dev Dives: Streamline document processing with UiPath Studio Web
 
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks..."LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
"LLMs for Python Engineers: Advanced Data Analysis and Semantic Kernel",Oleks...
 
Scanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL CertsScanning the Internet for External Cloud Exposures via SSL Certs
Scanning the Internet for External Cloud Exposures via SSL Certs
 
Science&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdfScience&tech:THE INFORMATION AGE STS.pdf
Science&tech:THE INFORMATION AGE STS.pdf
 
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptxE-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
E-Vehicle_Hacking_by_Parul Sharma_null_owasp.pptx
 
"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko"Debugging python applications inside k8s environment", Andrii Soldatenko
"Debugging python applications inside k8s environment", Andrii Soldatenko
 

Quick Logic FPGA Overview

  • 1. Quick logic FPGA By: Sakshi Bhargava (120398)
  • 3. • designs must be sent for expensive and time consuming fabrication in semiconductor foundry • bought off the shelf and reconfigured by designers themselves Two competing implementation approaches ASIC Application Specific Integrated Circuit FPGA Field Programmable Gate Array • designed all the way from behavioral description to physical layout • no physical layout design; design ends with a bitstream used to configure a device
  • 4. Which Way to Go? Off-the-shelf Low development cost Short time to market Reconfigurability High performance ASICs FPGAs Low power Low cost in high volumes
  • 5.
  • 6. Other FPGA Advantages • Manufacturing cycle for ASIC is very costly, lengthy and engages lots of manpower – Mistakes not detected at design time have large impact on development time and cost – FPGAs are perfect for rapid prototyping of digital circuits • Easy upgrades like in case of software • Unique applications – reconfigurable computing
  • 7. Major FPGA Vendors SRAM-based FPGAs • Xilinx, Inc. • Altera Corp. • Atmel • Lattice Semiconductor Flash & antifuse FPGAs • Actel Corp. • Quick Logic Corp. Share about 90% of the market
  • 8.
  • 9. Quicklogic • Headquarter: Sunnyvale, USA • Applications Smart phones Wearables Mobile enterprises Tablets
  • 11. Antifuse • Quick Logic Corporation refers to their antifuses as "ViaLinks" because blown fuses create a connection between two crossing layers of wiring on the chip in the same way that a via on a printed circuit board creates a connection between copper layers.
  • 14. Quick logic latest devices • PALO ALTO, Calif. — Quick Logic Corp. is backing away from the FPGA market, saying it will instead focus on an ASSP-like sector called customer specific standard products (CSSPs). • Quick Logic has been selling the PolarPro line of low-power, one-time programmable FPGAs, which competed against products from rivals Actel, Altera, Lattice and Xilinx. • But going forward, FPGA pioneer QuickLogic will no longer position the PolarPro line for mainstream FPGA applications. The company will continue to sell FPGA products to niche-oriented applications in the aerospace, military and related fronts. • Instead, the company will focus on what it calls CSSPs, which includes a recently-introduced controller line • QuickLogic had a tough time competing against what Hart called the "Coke and Pepsi" in FPGAs: Altera and Xilinx • It also appears that QuickLogic bet on the wrong technology. QuickLogic announced samples of the PolarPro family in December of 2005 and delivered production silicon in 2006. At the time, the PolarPro family boasted a number of innovative architectural features, including an inactive power consumption of only 10-microAmps and special embedded first-in, first-out (FIFO) controller blocks. • The company had a tough time selling the FPGAs, which are based on a one-time programmable technology, Hart said. Customers wanted "re-programmable" solutions, he added. • The device, which is called ArcticLink, is a CSSP that can be configured to support several communications and peripheral protocols for handheld systems.
  • 15. Development tools QuickLogic provides a complete design environment for Field Programmable Gate Array (FPGA) designs. QuickLogic development software helps you increase productivity, shorten design cycles, achieve design performance and power requirements quickly and efficiently. QuickWorks® supports Windows operating systems, and provides a comprehensive design environment ranging from schematic and HDL-base design entry, HDL language editors and tutorials, logic synthesis, place and route, timing analysis, and simulation support. QuickLogic has partnered with Mentor Graphics and Aldec Inc. to provide industry leading synthesis and simulation tools, as well as provide an interface to other industry standard EDA tools. In addition, QuickLogic provides various reference design kits and software development kits to shorten your verification cycles.
  • 16. References  http://www.powershow.com/view3/437604- NTBiM/Antifuse_and_Rupture_powerpoint_ppt_presentatio n  www.quicklogic.com/  http://www.quicklogic.com/solutions/cssp/showcase/  https://www.youtube.com/watch?v=KzCqWrnbT9Q  Page no. 36-37, quick logic fpga, Field programmable custom computing technology book, springer publication edited by joffery