SlideShare a Scribd company logo

Fpaa 1

•Download as PPTX, PDF•
•
R
rahul_roy07
1 of 14
DIPANKAR NATH
Agenda • Why Use Programmable Analog • Architecture of FPAA’s • Application of FPAA’s • Future of FPAAs • Conclusions
Why Programmable Analog? • Faster Prototyping • Faster Time-to-Market • Shorter Design Cycles • Design integration • Improved component matching
Architecture of FPAA’s A field-programmable analog array (FPAA) is an integrated circuit which can be configured to implement various analog functions The most important elements in a FPAA are: 1.Configurable Analogue Blocks (CAB) analogue functions to be implemented 2.The interconnecting routing network
CAB Implementation • Continuous Time vs. Discrete Time Discrete Time • Switched Capacitor Design (Current) • Pulse Based Design (Under Research)
Switched Capacitor Based Design •operational amplifiers, •passive elements •programmable connecting network can be combined to highly qualified circuits such as filters, integrators etc.
CABS OF FPAA’s CAB can implement a number of analog signal processing functions such as amplification integration differentiation addition subtraction multiplication comparison log, and exponential.
Routing Architecture The interconnection network routes the signals from one CAB to another, and to and from the I/O blocks
Applications using FPAA’S
Commercially available FPAAs include AN10E40 designed by Anadigm TRAC020 FPAA from Zetex Semiconductors
Conclusions • Programmable Analog has potential • Requires additional development • FPAA vs. FPGA needs better analysis
References 1. D. R. D’Mello, P. G. Gulak, “Design Approaches to Field-Programmable Analog Integrated Circuits”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 7-35, September 1998 2. H. Kutuk, S. M. Kang, “A Switched Capacitor Approach to Field-Programmable Analog Array Design”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 51-65, September 1998 3. A. Bratt, I. Macbeth, “DPAD-2 A Field Programmable Analog Array”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 67-89, September 1998 4. A. Hamilton, K. Papathanasiou, “Reconfigurable Analogue Systems: The Pulse-Based Approach”, IEE Proceedings-Computers and Digital Techniques, Vol 147, No. 3, pg 203- 207, May 2000 5. A. Hamilton, K. Papathanasiou, T. Brandtner, “Palmo: Pulse-Based Signal Processing for Programmable Analog VLSI”, IEEE Transactions on Circutis and Systems II – Analog and Digital Signal Processing, Vol 49, No. 6, pg 379-387, June 2002 6. Anadigm Website – www.anadigm.com
THANK YOU
Structure of the CAB's FPAAs are designed in both continuous-time and discrete-time domains A continuous-time FPAA, is usually designed using transconductor technology. The basic cell consists of an op-amp and programmable capacitors linked by a transconductor-based array These devices have advantages in terms of bandwidth, but have narrow programming range for their parameters

Recommended

Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applicationsSudhanshu Janwadkar
 
FPGA
FPGAFPGA
FPGASyed Saeed
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate arrayNeha Agarwal
 
SRAM
SRAMSRAM
SRAMS. S. Dhakad Dhakad
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpgaanishgoel
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledgeranvirsingh
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applicationselprocus
 

Recommended

Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applicationsSudhanshu Janwadkar
 
FPGA
FPGAFPGA
FPGASyed Saeed
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
Field programable gate array
Field programable gate arrayField programable gate array
Field programable gate arrayNeha Agarwal
 
SRAM
SRAMSRAM
SRAMS. S. Dhakad Dhakad
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpgaanishgoel
 
Fpga Knowledge
Fpga KnowledgeFpga Knowledge
Fpga Knowledgeranvirsingh
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applicationselprocus
 
FPGA
FPGAFPGA
FPGAAbhilash Nair
 
Fpga
FpgaFpga
Fpgabharadwajareddy
 
Actel fpga
Actel fpgaActel fpga
Actel fpgaAnish Gupta
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic SynthesisVandanaPagar1
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate arraySaransh Choudhary
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOWPurvi Medawala
 
Asic design
Asic designAsic design
Asic designAksum Institute of Technology(AIT, @Letsgo)
 
FPGA
FPGAFPGA
FPGAsubin mathew
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVishal kakade
 
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsCMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsIkhwan_Fakrudin
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignUsha Mehta
 
1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture 1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture Maurizio Donna
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design FlowMaurizio Donna
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 seriesdragonpradeep
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational LogicSirat Mahmood
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
System-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design ChallengesSystem-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design Challengespboulet
 
Fpga based motor controller
Fpga based motor controllerFpga based motor controller
Fpga based motor controllerUday Wankar
 
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSFPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSIAEME Publication
 

More Related Content

What's hot

Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : IntroductionUsha Mehta
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate arraySaransh Choudhary
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design slpinjare
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVishal kakade
 
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsCMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsIkhwan_Fakrudin
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignUsha Mehta
 
1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture 1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture Maurizio Donna
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design FlowMaurizio Donna
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
System-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design ChallengesSystem-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design Challengespboulet
 

What's hot (20)

FPGA
FPGAFPGA
FPGA
 
Fpga
FpgaFpga
Fpga
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
Digital VLSI Design : Introduction
Digital VLSI Design : IntroductionDigital VLSI Design : Introduction
Digital VLSI Design : Introduction
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
Logic Synthesis
Logic SynthesisLogic Synthesis
Logic Synthesis
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate array
 
ASIC DESIGN FLOW
ASIC DESIGN FLOWASIC DESIGN FLOW
ASIC DESIGN FLOW
 
Asic design
Asic designAsic design
Asic design
 
FPGA
FPGAFPGA
FPGA
 
Analog Layout design
Analog Layout design Analog Layout design
Analog Layout design
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
 
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuitsCMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 6 -_designing_combinational_logic_circuits
 
BUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI DesignBUilt-In-Self-Test for VLSI Design
BUilt-In-Self-Test for VLSI Design
 
1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture 1.FPGA for dummies: Basic FPGA architecture
1.FPGA for dummies: Basic FPGA architecture
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow
 
Xilinx 4000 series
Xilinx 4000 seriesXilinx 4000 series
Xilinx 4000 series
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
System-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design ChallengesSystem-on-Chip Design, Embedded System Design Challenges
System-on-Chip Design, Embedded System Design Challenges
 

Similar to Fpaa 1

Fpga based motor controller
Fpga based motor controllerFpga based motor controller
Fpga based motor controllerUday Wankar
 
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSFPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSIAEME Publication
 
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSFPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSIAEME Publication
 
IRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET Journal
 
Iaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding andIaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding andIaetsd Iaetsd
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jpsjpsvenn
 
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKAN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKcsijjournal
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptxVLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptxjagadeesh276791
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpgaIAEME Publication
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)A B Shinde
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Sucharita Saha
 
Runtime Reconfigurable Network-on-chips for FPGA-based Systems
Runtime Reconfigurable Network-on-chips for FPGA-based SystemsRuntime Reconfigurable Network-on-chips for FPGA-based Systems
Runtime Reconfigurable Network-on-chips for FPGA-based SystemsMugdha2289
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmAngie Lee
 
Implementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation PurposeImplementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation PurposeIRJET Journal
 
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...MF-RALU: design of an efficient multi-functional reversible arithmetic and l...
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...IJECEIAES
 

Similar to Fpaa 1 (20)

Fpga based motor controller
Fpga based motor controllerFpga based motor controller
Fpga based motor controller
 
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSFPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
 
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMSFPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
FPGA IMPLEMENTATION OF PRIORITYARBITER BASED ROUTER DESIGN FOR NOC SYSTEMS
 
IRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from SaltpetreIRJET-Protection of Buildings from Saltpetre
IRJET-Protection of Buildings from Saltpetre
 
Br4201458461
Br4201458461Br4201458461
Br4201458461
 
Iaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding andIaetsd a design of fpga with ledr encoding and
Iaetsd a design of fpga with ledr encoding and
 
BFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres JpsBFSK RT In FPGA Thesis Pres Jps
BFSK RT In FPGA Thesis Pres Jps
 
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORKAN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
AN DYNAMIC ENERGY MANAGEMENT ON FPGA FOR WIRELESS SENSOR NETWORK
 
VLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptxVLSI design Dr B.jagadeesh UNIT-5.pptx
VLSI design Dr B.jagadeesh UNIT-5.pptx
 
System designing and modelling using fpga
System designing and modelling using fpgaSystem designing and modelling using fpga
System designing and modelling using fpga
 
Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)Spartan-II FPGA (xc2s30)
Spartan-II FPGA (xc2s30)
 
ASIC VS FPGA.ppt
ASIC VS FPGA.pptASIC VS FPGA.ppt
ASIC VS FPGA.ppt
 
Jg3515961599
Jg3515961599Jg3515961599
Jg3515961599
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
 
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
Design And Simulation of Modulation Schemes used for FPGA Based Software Defi...
 
Runtime Reconfigurable Network-on-chips for FPGA-based Systems
Runtime Reconfigurable Network-on-chips for FPGA-based SystemsRuntime Reconfigurable Network-on-chips for FPGA-based Systems
Runtime Reconfigurable Network-on-chips for FPGA-based Systems
 
Nt1310 Unit 5 Algorithm
Nt1310 Unit 5 AlgorithmNt1310 Unit 5 Algorithm
Nt1310 Unit 5 Algorithm
 
Implementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation PurposeImplementation of CAN on FPGA for Security Evaluation Purpose
Implementation of CAN on FPGA for Security Evaluation Purpose
 
Technical Seminar.pptx
Technical Seminar.pptxTechnical Seminar.pptx
Technical Seminar.pptx
 
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...MF-RALU: design of an efficient multi-functional reversible arithmetic and l...
MF-RALU: design of an efficient multi-functional reversible arithmetic and l...
 

Fpaa 1

  • 2. Agenda • Why Use Programmable Analog • Architecture of FPAA’s • Application of FPAA’s • Future of FPAAs • Conclusions
  • 3. Why Programmable Analog? • Faster Prototyping • Faster Time-to-Market • Shorter Design Cycles • Design integration • Improved component matching
  • 4. Architecture of FPAA’s A field-programmable analog array (FPAA) is an integrated circuit which can be configured to implement various analog functions The most important elements in a FPAA are: 1.Configurable Analogue Blocks (CAB) analogue functions to be implemented 2.The interconnecting routing network
  • 5. CAB Implementation • Continuous Time vs. Discrete Time Discrete Time • Switched Capacitor Design (Current) • Pulse Based Design (Under Research)
  • 6. Switched Capacitor Based Design •operational amplifiers, •passive elements •programmable connecting network can be combined to highly qualified circuits such as filters, integrators etc.
  • 7. CABS OF FPAA’s CAB can implement a number of analog signal processing functions such as amplification integration differentiation addition subtraction multiplication comparison log, and exponential.
  • 8. Routing Architecture The interconnection network routes the signals from one CAB to another, and to and from the I/O blocks
  • 10. Commercially available FPAAs include AN10E40 designed by Anadigm TRAC020 FPAA from Zetex Semiconductors
  • 11. Conclusions • Programmable Analog has potential • Requires additional development • FPAA vs. FPGA needs better analysis
  • 12. References 1. D. R. D’Mello, P. G. Gulak, “Design Approaches to Field-Programmable Analog Integrated Circuits”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 7-35, September 1998 2. H. Kutuk, S. M. Kang, “A Switched Capacitor Approach to Field-Programmable Analog Array Design”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 51-65, September 1998 3. A. Bratt, I. Macbeth, “DPAD-2 A Field Programmable Analog Array”, Analog Integrated Circutis and Signal Processing, Vol 17, No. 1-2, pg 67-89, September 1998 4. A. Hamilton, K. Papathanasiou, “Reconfigurable Analogue Systems: The Pulse-Based Approach”, IEE Proceedings-Computers and Digital Techniques, Vol 147, No. 3, pg 203- 207, May 2000 5. A. Hamilton, K. Papathanasiou, T. Brandtner, “Palmo: Pulse-Based Signal Processing for Programmable Analog VLSI”, IEEE Transactions on Circutis and Systems II – Analog and Digital Signal Processing, Vol 49, No. 6, pg 379-387, June 2002 6. Anadigm Website – www.anadigm.com
  • 14. Structure of the CAB's FPAAs are designed in both continuous-time and discrete-time domains A continuous-time FPAA, is usually designed using transconductor technology. The basic cell consists of an op-amp and programmable capacitors linked by a transconductor-based array These devices have advantages in terms of bandwidth, but have narrow programming range for their parameters