SlideShare a Scribd company logo
Introduction
What is VLSI?
VLSI (very large-scale integration) is the current level of
computer microchip miniaturization and refers to microchips
containing in the hundreds of thousands of transistor s. LSI
(large-scale integration) meant microchips containing
thousands of transistors.
What is the Use of VLSI?
VLSI APPLICATION. VLSI stands for Very Large Scale
Integration. It's used in creating so many chips and circuits
on a single mini chip of silicon.
Introduction
Requirements study
specification
implementation
validation
What do I have to design?
How do I do it?
Have I implemented
What I intended to?
About any design..
market
VLSI Design cycle:
VLSI design cycle start with a formal
specification of a VLSI chip, follows
a series of steps, and eventually
produces a packaged chip.
Simplified VLSI Design Flows
System Specification
Functional
(Architecture) Design
Functional Verification
Logic Design
Logic Verification
Circuit Design
Circuit Verification
Physical Design
Physical Verification
Front End Back End
Synthesis Phase Layout Phase
Circuit
Representation
Layout
Representation
Behavioral
Representation
Logic(Gate-Level)
Representation
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Four Levels of Design Representation
Behavioral
Representation
Logic (Gate-Level)
Representation
Circuit
(Transistor-Level)
Representation
Layout
Representation
Functional Blocks, FSM
Logic Blocks, Gates
Transistor Schematics
Physical Devices
VLSI Design flow
Design Methodology
There are two basic types of digital design
methodologies
Top-Down design methodology
Bottom-Up design methodology
Top-Down Design Methodology
 Define top-level block and identify the sub-
blocks
 divide sub-block until we come to leaf cells
Design Methodology
Bottom-Up Design Methodology
identify building block that are available for us
build a bigger cells using these block
continue build a cell until we build top level
the
A combination of Top-Down and Bottom-Up
design are used in today’s digital design
top-level
Top-Down Design Methodology
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Top Level Block
Sub Block 1 Sub Block 1
Sub Block 1
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Bottom-Up Design Methodology
Top Level Block
Macro Cell 1 Macro Cell 3
Macro Cell 2
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Simplified view of VLSI design Flow
Top Down
(algorithm
Bottom Up
(physical)
Y-Chart
System Specification
 First step of design process is to lay down
the specification of the system.
 High level representation of the system.
 Factors considered:
 Performance,Functionality,Physical
dimension,Design technique,Fabrication
technology
 It is a compromise between market
requirements, technological and economical
viability.
System Specification
The end results are specifications of
 Size,Speed,Power and Functionality
of the VLSI system
 Basic architecture
Functional Design
 Main functional units, Interconnect requirements
of the system are identified
 The area, power and other parameters of each unit
are estimated
 The key idea is to specify behavior, in terms of
Input,Output,Timing of each unit
 The outcome of functional design is usually a
timing diagram
 This information leads to improvement of the
overall design process and reduction of
complexity of the subsequent phases
Logic Design
Design the logic, that is,
Boolean expressions,word width, register allocation,
etc.
The outcome is called an RTL (Register Transfer
Level) description. RTL is expressed in a HDL
(Hardware Description Language), such as VHDL
and Verilog.
Circuit Design
 The purpose of the circuit design is to develop a
circuit representation based on the logic design.
 The Boolean expression can be converted into a
circuit representation by taking into consideration
the speed and power requirements of the original
design.
 Design the circuit including gates, transistors,
interconnections, etc. The outcome is called a
netlist.
 Circuit simulation is used to verify the correctness
and timing of component
Physical Design
Given a circuit after logic
synthesis, to convert it into a
layout
Overall design process
Electronics.ppt

More Related Content

Similar to Electronics.ppt

VLSI design flow.pptx
VLSI design flow.pptxVLSI design flow.pptx
VLSI design flow.pptx
Krishna Kishore
 
Digital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) DesignDigital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) Design
Mahesh Dananjaya
 
Report
ReportReport
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdf
AcademicICECE
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
Pabna University of Science and Technology
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
Mostafa Khamis
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
indrajeetPatel22
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
MADHUMITHA154
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
veena babu
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
ShubhamMane733576
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
Nagendrababu Vasa
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
GirjeshVerma2
 
SYSTEM DESIGN USING VERILOG HDL.pdf
SYSTEM DESIGN USING VERILOG HDL.pdfSYSTEM DESIGN USING VERILOG HDL.pdf
SYSTEM DESIGN USING VERILOG HDL.pdf
MohanKumar737765
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
ssuser593a2d
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
RichikDey5
 
VLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.pptVLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.ppt
rajukolluri
 
VLSI training PPT, vinay
VLSI training PPT, vinayVLSI training PPT, vinay
VLSI training PPT, vinay
thefacebooktube2023
 

Similar to Electronics.ppt (20)

High bit rate_mul
High bit rate_mulHigh bit rate_mul
High bit rate_mul
 
VLSI design flow.pptx
VLSI design flow.pptxVLSI design flow.pptx
VLSI design flow.pptx
 
Digital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) DesignDigital Integrated Circuit (IC) Design
Digital Integrated Circuit (IC) Design
 
Report
ReportReport
Report
 
unit 1vlsi notes.pdf
unit 1vlsi notes.pdfunit 1vlsi notes.pdf
unit 1vlsi notes.pdf
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
 
Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
SYSTEM DESIGN USING VERILOG HDL.pdf
SYSTEM DESIGN USING VERILOG HDL.pdfSYSTEM DESIGN USING VERILOG HDL.pdf
SYSTEM DESIGN USING VERILOG HDL.pdf
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
 
VLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.pptVLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.ppt
 
VLSI training PPT, vinay
VLSI training PPT, vinayVLSI training PPT, vinay
VLSI training PPT, vinay
 

Recently uploaded

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
Delapenabediema
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Atul Kumar Singh
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
Thiyagu K
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
Balvir Singh
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
Nguyen Thanh Tu Collection
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
EduSkills OECD
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
Vikramjit Singh
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
TechSoup
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
Sandy Millin
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
Atul Kumar Singh
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
siemaillard
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Thiyagu K
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
timhan337
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
Pavel ( NSTU)
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
MysoreMuleSoftMeetup
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
DhatriParmar
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
kaushalkr1407
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
CarlosHernanMontoyab2
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
vaibhavrinwa19
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
joachimlavalley1
 

Recently uploaded (20)

The Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official PublicationThe Challenger.pdf DNHS Official Publication
The Challenger.pdf DNHS Official Publication
 
Guidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th SemesterGuidance_and_Counselling.pdf B.Ed. 4th Semester
Guidance_and_Counselling.pdf B.Ed. 4th Semester
 
Unit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdfUnit 8 - Information and Communication Technology (Paper I).pdf
Unit 8 - Information and Communication Technology (Paper I).pdf
 
Operation Blue Star - Saka Neela Tara
Operation Blue Star   -  Saka Neela TaraOperation Blue Star   -  Saka Neela Tara
Operation Blue Star - Saka Neela Tara
 
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
BÀI TẬP BỔ TRỢ TIẾNG ANH GLOBAL SUCCESS LỚP 3 - CẢ NĂM (CÓ FILE NGHE VÀ ĐÁP Á...
 
Francesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptxFrancesca Gottschalk - How can education support child empowerment.pptx
Francesca Gottschalk - How can education support child empowerment.pptx
 
Digital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and ResearchDigital Tools and AI for Teaching Learning and Research
Digital Tools and AI for Teaching Learning and Research
 
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup   New Member Orientation and Q&A (May 2024).pdfWelcome to TechSoup   New Member Orientation and Q&A (May 2024).pdf
Welcome to TechSoup New Member Orientation and Q&A (May 2024).pdf
 
2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...2024.06.01 Introducing a competency framework for languag learning materials ...
2024.06.01 Introducing a competency framework for languag learning materials ...
 
Language Across the Curriculm LAC B.Ed.
Language Across the  Curriculm LAC B.Ed.Language Across the  Curriculm LAC B.Ed.
Language Across the Curriculm LAC B.Ed.
 
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa
 
Unit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdfUnit 2- Research Aptitude (UGC NET Paper I).pdf
Unit 2- Research Aptitude (UGC NET Paper I).pdf
 
Honest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptxHonest Reviews of Tim Han LMA Course Program.pptx
Honest Reviews of Tim Han LMA Course Program.pptx
 
Synthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptxSynthetic Fiber Construction in lab .pptx
Synthetic Fiber Construction in lab .pptx
 
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
Mule 4.6 & Java 17 Upgrade | MuleSoft Mysore Meetup #46
 
The Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptxThe Accursed House by Émile Gaboriau.pptx
The Accursed House by Émile Gaboriau.pptx
 
The Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdfThe Roman Empire A Historical Colossus.pdf
The Roman Empire A Historical Colossus.pdf
 
678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf678020731-Sumas-y-Restas-Para-Colorear.pdf
678020731-Sumas-y-Restas-Para-Colorear.pdf
 
Acetabularia Information For Class 9 .docx
Acetabularia Information For Class 9  .docxAcetabularia Information For Class 9  .docx
Acetabularia Information For Class 9 .docx
 
Additional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdfAdditional Benefits for Employee Website.pdf
Additional Benefits for Employee Website.pdf
 

Electronics.ppt

  • 1.
  • 2. Introduction What is VLSI? VLSI (very large-scale integration) is the current level of computer microchip miniaturization and refers to microchips containing in the hundreds of thousands of transistor s. LSI (large-scale integration) meant microchips containing thousands of transistors. What is the Use of VLSI? VLSI APPLICATION. VLSI stands for Very Large Scale Integration. It's used in creating so many chips and circuits on a single mini chip of silicon.
  • 3. Introduction Requirements study specification implementation validation What do I have to design? How do I do it? Have I implemented What I intended to? About any design.. market
  • 4. VLSI Design cycle: VLSI design cycle start with a formal specification of a VLSI chip, follows a series of steps, and eventually produces a packaged chip.
  • 5. Simplified VLSI Design Flows System Specification Functional (Architecture) Design Functional Verification Logic Design Logic Verification Circuit Design Circuit Verification Physical Design Physical Verification Front End Back End Synthesis Phase Layout Phase Circuit Representation Layout Representation Behavioral Representation Logic(Gate-Level) Representation
  • 6. VLSI SYSTEM DESIGN FLOW V. ANURADHA Four Levels of Design Representation Behavioral Representation Logic (Gate-Level) Representation Circuit (Transistor-Level) Representation Layout Representation Functional Blocks, FSM Logic Blocks, Gates Transistor Schematics Physical Devices
  • 8. Design Methodology There are two basic types of digital design methodologies Top-Down design methodology Bottom-Up design methodology Top-Down Design Methodology  Define top-level block and identify the sub- blocks  divide sub-block until we come to leaf cells
  • 9. Design Methodology Bottom-Up Design Methodology identify building block that are available for us build a bigger cells using these block continue build a cell until we build top level the A combination of Top-Down and Bottom-Up design are used in today’s digital design top-level
  • 10. Top-Down Design Methodology VLSI SYSTEM DESIGN FLOW V. ANURADHA Top Level Block Sub Block 1 Sub Block 1 Sub Block 1 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 11. Bottom-Up Design Methodology Top Level Block Macro Cell 1 Macro Cell 3 Macro Cell 2 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 12. Simplified view of VLSI design Flow Top Down (algorithm Bottom Up (physical)
  • 14. System Specification  First step of design process is to lay down the specification of the system.  High level representation of the system.  Factors considered:  Performance,Functionality,Physical dimension,Design technique,Fabrication technology  It is a compromise between market requirements, technological and economical viability.
  • 15. System Specification The end results are specifications of  Size,Speed,Power and Functionality of the VLSI system  Basic architecture
  • 16. Functional Design  Main functional units, Interconnect requirements of the system are identified  The area, power and other parameters of each unit are estimated  The key idea is to specify behavior, in terms of Input,Output,Timing of each unit  The outcome of functional design is usually a timing diagram  This information leads to improvement of the overall design process and reduction of complexity of the subsequent phases
  • 17. Logic Design Design the logic, that is, Boolean expressions,word width, register allocation, etc. The outcome is called an RTL (Register Transfer Level) description. RTL is expressed in a HDL (Hardware Description Language), such as VHDL and Verilog.
  • 18. Circuit Design  The purpose of the circuit design is to develop a circuit representation based on the logic design.  The Boolean expression can be converted into a circuit representation by taking into consideration the speed and power requirements of the original design.  Design the circuit including gates, transistors, interconnections, etc. The outcome is called a netlist.  Circuit simulation is used to verify the correctness and timing of component
  • 19. Physical Design Given a circuit after logic synthesis, to convert it into a layout