SlideShare a Scribd company logo
Introduction
What is VLSI?
VLSI (very large-scale integration) is the current level of
computer microchip miniaturization and refers to microchips
containing in the hundreds of thousands of transistor s. LSI
(large-scale integration) meant microchips containing
thousands of transistors.
What is the Use of VLSI?
VLSI APPLICATION. VLSI stands for Very Large Scale
Integration. It's used in creating so many chips and circuits
on a single mini chip of silicon.
Introduction
Requirements study
specification
implementation
validation
What do I have to design?
How do I do it?
Have I implemented
What I intended to?
About any design..
market
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
VLSI Design cycle:
VLSI design cycle start with a formal
specification of a VLSI chip, follows
a series of steps, and eventually
produces a packaged chip.
Simplified VLSI Design Flows
System Specification
Functional
(Architecture) Design
Functional Verification
Logic Design
Logic Verification
Circuit Design
Circuit Verification
Physical Design
Physical Verification
Front End Back End
Synthesis Phase Layout Phase
Circuit
Representation
Layout
Representation
Behavioral
Representation
Logic(Gate-Level)
Representation
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Four Levels of Design Representation
Behavioral
Representation
Logic (Gate-Level)
Representation
Circuit
(Transistor-Level)
Representation
Layout
Representation
Functional Blocks, FSM
Logic Blocks, Gates
Transistor Schematics
Physical Devices
VLSI Design flow
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Design Methodology
There are two basic types of digital design
methodologies
Top-Down design methodology
Bottom-Up design methodology
Top-Down Design Methodology
 Define top-level block and identify the sub-
blocks
 divide sub-block until we come to leaf cells
Design Methodology
Bottom-Up Design Methodology
identify building block that are available for us
build a bigger cells using these block
continue build a cell until we build top level
the
A combination of Top-Down and Bottom-Up
design are used in today’s digital design
top-level
Top-Down Design Methodology
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Top Level Block
Sub Block 1 Sub Block 1
Sub Block 1
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Bottom-Up Design Methodology
Top Level Block
Macro Cell 1 Macro Cell 3
Macro Cell 2
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Simplified view of VLSI design Flow
Top Down
(algorithm
Bottom Up
(physical)
Y-Chart
System Specification
 First step of design process is to lay down
the specification of the system.
 High level representation of the system.
 Factors considered:
 Performance,Functionality,Physical
dimension,Design technique,Fabrication
technology
 It is a compromise between market
requirements, technological and economical
viability.
System Specification
The end results are specifications of
 Size,Speed,Power and Functionality
of the VLSI system
 Basic architecture
Functional Design
 Main functional units, Interconnect requirements
of the system are identified
 The area, power and other parameters of each unit
are estimated
 The key idea is to specify behavior, in terms of
Input,Output,Timing of each unit
 The outcome of functional design is usually a
timing diagram
 This information leads to improvement of the
overall design process and reduction of
complexity of the subsequent phases
Logic Design
Design the logic, that is,
Boolean expressions,word width, register allocation,
etc.
The outcome is called an RTL (Register Transfer
Level) description. RTL is expressed in a HDL
(Hardware Description Language), such as VHDL
and Verilog.
Circuit Design
 The purpose of the circuit design is to develop a
circuit representation based on the logic design.
 The Boolean expression can be converted into a
circuit representation by taking into consideration
the speed and power requirements of the original
design.
 Design the circuit including gates, transistors,
interconnections, etc. The outcome is called a
netlist.
 Circuit simulation is used to verify the correctness
and timing of component
Physical Design
Given a circuit after logic
synthesis, to convert it into a
layout
Overall design process
Electronics.ppt

More Related Content

Similar to Electronics.ppt

Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
Mostafa Khamis
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
indrajeetPatel22
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
vijaykumar vodnala
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
Pabna University of Science and Technology
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
Marco Santambrogio
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
MADHUMITHA154
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
ShubhamMane733576
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
GirjeshVerma2
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
Nagendrababu Vasa
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
veena babu
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
ssuser593a2d
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
RichikDey5
 
VLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.pptVLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.ppt
rajukolluri
 
VLSI training PPT, vinay
VLSI training PPT, vinayVLSI training PPT, vinay
VLSI training PPT, vinay
thefacebooktube2023
 
VLSI Design- Guru.ppt
VLSI Design- Guru.pptVLSI Design- Guru.ppt
VLSI Design- Guru.ppt
Ram Pavithra Guru
 
Vlsi
VlsiVlsi
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
Dr.YNM
 
Presentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCPresentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemC
Mukit Ahmed Chowdhury
 
System on Chip Design and Modelling Dr. David J Greaves
System on Chip Design and Modelling   Dr. David J GreavesSystem on Chip Design and Modelling   Dr. David J Greaves
System on Chip Design and Modelling Dr. David J Greaves
Satya Harish
 
3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura
Marco Santambrogio
 

Similar to Electronics.ppt (20)

Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
 
VLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.pptVLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.ppt
 
VLSI training PPT, vinay
VLSI training PPT, vinayVLSI training PPT, vinay
VLSI training PPT, vinay
 
VLSI Design- Guru.ppt
VLSI Design- Guru.pptVLSI Design- Guru.ppt
VLSI Design- Guru.ppt
 
Vlsi
VlsiVlsi
Vlsi
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
 
Presentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCPresentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemC
 
System on Chip Design and Modelling Dr. David J Greaves
System on Chip Design and Modelling   Dr. David J GreavesSystem on Chip Design and Modelling   Dr. David J Greaves
System on Chip Design and Modelling Dr. David J Greaves
 
3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura
 

Recently uploaded

Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
David Douglas School District
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
Israel Genealogy Research Association
 
Walmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdfWalmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdf
TechSoup
 
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
Nguyen Thanh Tu Collection
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
amberjdewit93
 
How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17
Celine George
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
heathfieldcps1
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
AyyanKhan40
 
Natural birth techniques - Mrs.Akanksha Trivedi Rama University
Natural birth techniques - Mrs.Akanksha Trivedi Rama UniversityNatural birth techniques - Mrs.Akanksha Trivedi Rama University
Natural birth techniques - Mrs.Akanksha Trivedi Rama University
Akanksha trivedi rama nursing college kanpur.
 
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptxC1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
mulvey2
 
World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024
ak6969907
 
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective UpskillingYour Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Excellence Foundation for South Sudan
 
Community pharmacy- Social and preventive pharmacy UNIT 5
Community pharmacy- Social and preventive pharmacy UNIT 5Community pharmacy- Social and preventive pharmacy UNIT 5
Community pharmacy- Social and preventive pharmacy UNIT 5
sayalidalavi006
 
Cognitive Development Adolescence Psychology
Cognitive Development Adolescence PsychologyCognitive Development Adolescence Psychology
Cognitive Development Adolescence Psychology
paigestewart1632
 
How to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold MethodHow to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold Method
Celine George
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Mohd Adib Abd Muin, Senior Lecturer at Universiti Utara Malaysia
 
Smart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICTSmart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICT
simonomuemu
 
S1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptxS1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptx
tarandeep35
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
Katrina Pritchard
 
Digital Artifact 1 - 10VCD Environments Unit
Digital Artifact 1 - 10VCD Environments UnitDigital Artifact 1 - 10VCD Environments Unit
Digital Artifact 1 - 10VCD Environments Unit
chanes7
 

Recently uploaded (20)

Pride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School DistrictPride Month Slides 2024 David Douglas School District
Pride Month Slides 2024 David Douglas School District
 
The Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collectionThe Diamonds of 2023-2024 in the IGRA collection
The Diamonds of 2023-2024 in the IGRA collection
 
Walmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdfWalmart Business+ and Spark Good for Nonprofits.pdf
Walmart Business+ and Spark Good for Nonprofits.pdf
 
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
BÀI TẬP BỔ TRỢ TIẾNG ANH 8 CẢ NĂM - GLOBAL SUCCESS - NĂM HỌC 2023-2024 (CÓ FI...
 
Digital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental DesignDigital Artefact 1 - Tiny Home Environmental Design
Digital Artefact 1 - Tiny Home Environmental Design
 
How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17How to Make a Field Mandatory in Odoo 17
How to Make a Field Mandatory in Odoo 17
 
The basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptxThe basics of sentences session 6pptx.pptx
The basics of sentences session 6pptx.pptx
 
PIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf IslamabadPIMS Job Advertisement 2024.pdf Islamabad
PIMS Job Advertisement 2024.pdf Islamabad
 
Natural birth techniques - Mrs.Akanksha Trivedi Rama University
Natural birth techniques - Mrs.Akanksha Trivedi Rama UniversityNatural birth techniques - Mrs.Akanksha Trivedi Rama University
Natural birth techniques - Mrs.Akanksha Trivedi Rama University
 
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptxC1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
C1 Rubenstein AP HuG xxxxxxxxxxxxxx.pptx
 
World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024World environment day ppt For 5 June 2024
World environment day ppt For 5 June 2024
 
Your Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective UpskillingYour Skill Boost Masterclass: Strategies for Effective Upskilling
Your Skill Boost Masterclass: Strategies for Effective Upskilling
 
Community pharmacy- Social and preventive pharmacy UNIT 5
Community pharmacy- Social and preventive pharmacy UNIT 5Community pharmacy- Social and preventive pharmacy UNIT 5
Community pharmacy- Social and preventive pharmacy UNIT 5
 
Cognitive Development Adolescence Psychology
Cognitive Development Adolescence PsychologyCognitive Development Adolescence Psychology
Cognitive Development Adolescence Psychology
 
How to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold MethodHow to Build a Module in Odoo 17 Using the Scaffold Method
How to Build a Module in Odoo 17 Using the Scaffold Method
 
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptxChapter 4 - Islamic Financial Institutions in Malaysia.pptx
Chapter 4 - Islamic Financial Institutions in Malaysia.pptx
 
Smart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICTSmart-Money for SMC traders good time and ICT
Smart-Money for SMC traders good time and ICT
 
S1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptxS1-Introduction-Biopesticides in ICM.pptx
S1-Introduction-Biopesticides in ICM.pptx
 
BBR 2024 Summer Sessions Interview Training
BBR  2024 Summer Sessions Interview TrainingBBR  2024 Summer Sessions Interview Training
BBR 2024 Summer Sessions Interview Training
 
Digital Artifact 1 - 10VCD Environments Unit
Digital Artifact 1 - 10VCD Environments UnitDigital Artifact 1 - 10VCD Environments Unit
Digital Artifact 1 - 10VCD Environments Unit
 

Electronics.ppt

  • 1.
  • 2. Introduction What is VLSI? VLSI (very large-scale integration) is the current level of computer microchip miniaturization and refers to microchips containing in the hundreds of thousands of transistor s. LSI (large-scale integration) meant microchips containing thousands of transistors. What is the Use of VLSI? VLSI APPLICATION. VLSI stands for Very Large Scale Integration. It's used in creating so many chips and circuits on a single mini chip of silicon.
  • 3. Introduction Requirements study specification implementation validation What do I have to design? How do I do it? Have I implemented What I intended to? About any design.. market
  • 4. VLSI SYSTEM DESIGN FLOW V. ANURADHA VLSI Design cycle: VLSI design cycle start with a formal specification of a VLSI chip, follows a series of steps, and eventually produces a packaged chip.
  • 5. Simplified VLSI Design Flows System Specification Functional (Architecture) Design Functional Verification Logic Design Logic Verification Circuit Design Circuit Verification Physical Design Physical Verification Front End Back End Synthesis Phase Layout Phase Circuit Representation Layout Representation Behavioral Representation Logic(Gate-Level) Representation
  • 6. VLSI SYSTEM DESIGN FLOW V. ANURADHA Four Levels of Design Representation Behavioral Representation Logic (Gate-Level) Representation Circuit (Transistor-Level) Representation Layout Representation Functional Blocks, FSM Logic Blocks, Gates Transistor Schematics Physical Devices
  • 7. VLSI Design flow VLSI SYSTEM DESIGN FLOW V. ANURADHA
  • 8. Design Methodology There are two basic types of digital design methodologies Top-Down design methodology Bottom-Up design methodology Top-Down Design Methodology  Define top-level block and identify the sub- blocks  divide sub-block until we come to leaf cells
  • 9. Design Methodology Bottom-Up Design Methodology identify building block that are available for us build a bigger cells using these block continue build a cell until we build top level the A combination of Top-Down and Bottom-Up design are used in today’s digital design top-level
  • 10. Top-Down Design Methodology VLSI SYSTEM DESIGN FLOW V. ANURADHA Top Level Block Sub Block 1 Sub Block 1 Sub Block 1 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 11. Bottom-Up Design Methodology Top Level Block Macro Cell 1 Macro Cell 3 Macro Cell 2 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 12. Simplified view of VLSI design Flow Top Down (algorithm Bottom Up (physical)
  • 14. System Specification  First step of design process is to lay down the specification of the system.  High level representation of the system.  Factors considered:  Performance,Functionality,Physical dimension,Design technique,Fabrication technology  It is a compromise between market requirements, technological and economical viability.
  • 15. System Specification The end results are specifications of  Size,Speed,Power and Functionality of the VLSI system  Basic architecture
  • 16. Functional Design  Main functional units, Interconnect requirements of the system are identified  The area, power and other parameters of each unit are estimated  The key idea is to specify behavior, in terms of Input,Output,Timing of each unit  The outcome of functional design is usually a timing diagram  This information leads to improvement of the overall design process and reduction of complexity of the subsequent phases
  • 17. Logic Design Design the logic, that is, Boolean expressions,word width, register allocation, etc. The outcome is called an RTL (Register Transfer Level) description. RTL is expressed in a HDL (Hardware Description Language), such as VHDL and Verilog.
  • 18. Circuit Design  The purpose of the circuit design is to develop a circuit representation based on the logic design.  The Boolean expression can be converted into a circuit representation by taking into consideration the speed and power requirements of the original design.  Design the circuit including gates, transistors, interconnections, etc. The outcome is called a netlist.  Circuit simulation is used to verify the correctness and timing of component
  • 19. Physical Design Given a circuit after logic synthesis, to convert it into a layout