SlideShare a Scribd company logo
1 of 21
Introduction
What is VLSI?
VLSI (very large-scale integration) is the current level of
computer microchip miniaturization and refers to microchips
containing in the hundreds of thousands of transistor s. LSI
(large-scale integration) meant microchips containing
thousands of transistors.
What is the Use of VLSI?
VLSI APPLICATION. VLSI stands for Very Large Scale
Integration. It's used in creating so many chips and circuits
on a single mini chip of silicon.
Introduction
Requirements study
specification
implementation
validation
What do I have to design?
How do I do it?
Have I implemented
What I intended to?
About any design..
market
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
VLSI Design cycle:
VLSI design cycle start with a formal
specification of a VLSI chip, follows
a series of steps, and eventually
produces a packaged chip.
Simplified VLSI Design Flows
System Specification
Functional
(Architecture) Design
Functional Verification
Logic Design
Logic Verification
Circuit Design
Circuit Verification
Physical Design
Physical Verification
Front End Back End
Synthesis Phase Layout Phase
Circuit
Representation
Layout
Representation
Behavioral
Representation
Logic(Gate-Level)
Representation
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Four Levels of Design Representation
Behavioral
Representation
Logic (Gate-Level)
Representation
Circuit
(Transistor-Level)
Representation
Layout
Representation
Functional Blocks, FSM
Logic Blocks, Gates
Transistor Schematics
Physical Devices
VLSI Design flow
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Design Methodology
There are two basic types of digital design
methodologies
Top-Down design methodology
Bottom-Up design methodology
Top-Down Design Methodology
 Define top-level block and identify the sub-
blocks
 divide sub-block until we come to leaf cells
Design Methodology
Bottom-Up Design Methodology
identify building block that are available for us
build a bigger cells using these block
continue build a cell until we build top level
the
A combination of Top-Down and Bottom-Up
design are used in today’s digital design
top-level
Top-Down Design Methodology
VLSI SYSTEM DESIGN FLOW
V. ANURADHA
Top Level Block
Sub Block 1 Sub Block 1
Sub Block 1
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Bottom-Up Design Methodology
Top Level Block
Macro Cell 1 Macro Cell 3
Macro Cell 2
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Leaf
Cell
Simplified view of VLSI design Flow
Top Down
(algorithm
Bottom Up
(physical)
Y-Chart
System Specification
 First step of design process is to lay down
the specification of the system.
 High level representation of the system.
 Factors considered:
 Performance,Functionality,Physical
dimension,Design technique,Fabrication
technology
 It is a compromise between market
requirements, technological and economical
viability.
System Specification
The end results are specifications of
 Size,Speed,Power and Functionality
of the VLSI system
 Basic architecture
Functional Design
 Main functional units, Interconnect requirements
of the system are identified
 The area, power and other parameters of each unit
are estimated
 The key idea is to specify behavior, in terms of
Input,Output,Timing of each unit
 The outcome of functional design is usually a
timing diagram
 This information leads to improvement of the
overall design process and reduction of
complexity of the subsequent phases
Logic Design
Design the logic, that is,
Boolean expressions,word width, register allocation,
etc.
The outcome is called an RTL (Register Transfer
Level) description. RTL is expressed in a HDL
(Hardware Description Language), such as VHDL
and Verilog.
Circuit Design
 The purpose of the circuit design is to develop a
circuit representation based on the logic design.
 The Boolean expression can be converted into a
circuit representation by taking into consideration
the speed and power requirements of the original
design.
 Design the circuit including gates, transistors,
interconnections, etc. The outcome is called a
netlist.
 Circuit simulation is used to verify the correctness
and timing of component
Physical Design
Given a circuit after logic
synthesis, to convert it into a
layout
Overall design process
Electronics for basic engineers and .ppt

More Related Content

Similar to Electronics for basic engineers and .ppt

Similar to Electronics for basic engineers and .ppt (20)

Digital Design Flow
Digital Design FlowDigital Design Flow
Digital Design Flow
 
VLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.pptVLSI unit 1 Technology - S.ppt
VLSI unit 1 Technology - S.ppt
 
Wi Fi documantation
Wi Fi documantationWi Fi documantation
Wi Fi documantation
 
Hierarchical design and design abstraction
Hierarchical design and design abstractionHierarchical design and design abstraction
Hierarchical design and design abstraction
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
 
VLSI- Unit I
VLSI- Unit IVLSI- Unit I
VLSI- Unit I
 
Gourp 12 Report.pptx
Gourp 12 Report.pptxGourp 12 Report.pptx
Gourp 12 Report.pptx
 
Vlsi Summer training report pdf
Vlsi Summer training report pdfVlsi Summer training report pdf
Vlsi Summer training report pdf
 
UNIT 1.docx
UNIT 1.docxUNIT 1.docx
UNIT 1.docx
 
Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH Co question bank LAKSHMAIAH
Co question bank LAKSHMAIAH
 
introduction to cmos vlsi
introduction to cmos vlsi introduction to cmos vlsi
introduction to cmos vlsi
 
VLSI Physical Design Automation.ppt
VLSI Physical Design Automation.pptVLSI Physical Design Automation.ppt
VLSI Physical Design Automation.ppt
 
VLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.pptVLSI UNIT-1.1.pdf.ppt
VLSI UNIT-1.1.pdf.ppt
 
VLSI training PPT, vinay
VLSI training PPT, vinayVLSI training PPT, vinay
VLSI training PPT, vinay
 
VLSI Design- Guru.ppt
VLSI Design- Guru.pptVLSI Design- Guru.ppt
VLSI Design- Guru.ppt
 
Vlsi
VlsiVlsi
Vlsi
 
Vlsi physical design-notes
Vlsi physical design-notesVlsi physical design-notes
Vlsi physical design-notes
 
Presentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemCPresentation on Behavioral Synthesis & SystemC
Presentation on Behavioral Synthesis & SystemC
 
System on Chip Design and Modelling Dr. David J Greaves
System on Chip Design and Modelling   Dr. David J GreavesSystem on Chip Design and Modelling   Dr. David J Greaves
System on Chip Design and Modelling Dr. David J Greaves
 
3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura3DD 1e 31 Luglio Apertura
3DD 1e 31 Luglio Apertura
 

More from MrRRThirrunavukkaras

VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptxVLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptxMrRRThirrunavukkaras
 
Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxMrRRThirrunavukkaras
 
Verilog Hardware Description Language.ppt
Verilog Hardware Description Language.pptVerilog Hardware Description Language.ppt
Verilog Hardware Description Language.pptMrRRThirrunavukkaras
 
Search-Beyond-Classical-no-exercise-answers.pdf
Search-Beyond-Classical-no-exercise-answers.pdfSearch-Beyond-Classical-no-exercise-answers.pdf
Search-Beyond-Classical-no-exercise-answers.pdfMrRRThirrunavukkaras
 
wearable_HAPTIC_TECHNOLOGY_pptx.pptx
wearable_HAPTIC_TECHNOLOGY_pptx.pptxwearable_HAPTIC_TECHNOLOGY_pptx.pptx
wearable_HAPTIC_TECHNOLOGY_pptx.pptxMrRRThirrunavukkaras
 
8051instructionset-120412233627-phpapp01.pdf
8051instructionset-120412233627-phpapp01.pdf8051instructionset-120412233627-phpapp01.pdf
8051instructionset-120412233627-phpapp01.pdfMrRRThirrunavukkaras
 

More from MrRRThirrunavukkaras (8)

VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptxVLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
 
Combinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptxCombinational Circuits Design in Digital System Design.pptx
Combinational Circuits Design in Digital System Design.pptx
 
Verilog Hardware Description Language.ppt
Verilog Hardware Description Language.pptVerilog Hardware Description Language.ppt
Verilog Hardware Description Language.ppt
 
Search-Beyond-Classical-no-exercise-answers.pdf
Search-Beyond-Classical-no-exercise-answers.pdfSearch-Beyond-Classical-no-exercise-answers.pdf
Search-Beyond-Classical-no-exercise-answers.pdf
 
Adaptive Cruise Control.pdf
Adaptive Cruise Control.pdfAdaptive Cruise Control.pdf
Adaptive Cruise Control.pdf
 
certificate wordings.docx
certificate wordings.docxcertificate wordings.docx
certificate wordings.docx
 
wearable_HAPTIC_TECHNOLOGY_pptx.pptx
wearable_HAPTIC_TECHNOLOGY_pptx.pptxwearable_HAPTIC_TECHNOLOGY_pptx.pptx
wearable_HAPTIC_TECHNOLOGY_pptx.pptx
 
8051instructionset-120412233627-phpapp01.pdf
8051instructionset-120412233627-phpapp01.pdf8051instructionset-120412233627-phpapp01.pdf
8051instructionset-120412233627-phpapp01.pdf
 

Recently uploaded

TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...Nguyen Thanh Tu Collection
 
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...Nguyen Thanh Tu Collection
 
How to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptxHow to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptxCeline George
 
How to Add a Tool Tip to a Field in Odoo 17
How to Add a Tool Tip to a Field in Odoo 17How to Add a Tool Tip to a Field in Odoo 17
How to Add a Tool Tip to a Field in Odoo 17Celine George
 
REMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptxREMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptxDr. Ravikiran H M Gowda
 
How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17Celine George
 
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...EADTU
 
AIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.pptAIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.pptNishitharanjan Rout
 
Tatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf artsTatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf artsNbelano25
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxRamakrishna Reddy Bijjam
 
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptxHMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptxmarlenawright1
 
Introduction to TechSoup’s Digital Marketing Services and Use Cases
Introduction to TechSoup’s Digital Marketing  Services and Use CasesIntroduction to TechSoup’s Digital Marketing  Services and Use Cases
Introduction to TechSoup’s Digital Marketing Services and Use CasesTechSoup
 
Interdisciplinary_Insights_Data_Collection_Methods.pptx
Interdisciplinary_Insights_Data_Collection_Methods.pptxInterdisciplinary_Insights_Data_Collection_Methods.pptx
Interdisciplinary_Insights_Data_Collection_Methods.pptxPooja Bhuva
 
Simple, Complex, and Compound Sentences Exercises.pdf
Simple, Complex, and Compound Sentences Exercises.pdfSimple, Complex, and Compound Sentences Exercises.pdf
Simple, Complex, and Compound Sentences Exercises.pdfstareducators107
 
Play hard learn harder: The Serious Business of Play
Play hard learn harder:  The Serious Business of PlayPlay hard learn harder:  The Serious Business of Play
Play hard learn harder: The Serious Business of PlayPooky Knightsmith
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxheathfieldcps1
 
Spellings Wk 4 and Wk 5 for Grade 4 at CAPS
Spellings Wk 4 and Wk 5 for Grade 4 at CAPSSpellings Wk 4 and Wk 5 for Grade 4 at CAPS
Spellings Wk 4 and Wk 5 for Grade 4 at CAPSAnaAcapella
 
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lesson
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lessonQUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lesson
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lessonhttgc7rh9c
 

Recently uploaded (20)

TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
TỔNG ÔN TẬP THI VÀO LỚP 10 MÔN TIẾNG ANH NĂM HỌC 2023 - 2024 CÓ ĐÁP ÁN (NGỮ Â...
 
VAMOS CUIDAR DO NOSSO PLANETA! .
VAMOS CUIDAR DO NOSSO PLANETA!                    .VAMOS CUIDAR DO NOSSO PLANETA!                    .
VAMOS CUIDAR DO NOSSO PLANETA! .
 
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
80 ĐỀ THI THỬ TUYỂN SINH TIẾNG ANH VÀO 10 SỞ GD – ĐT THÀNH PHỐ HỒ CHÍ MINH NĂ...
 
How to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptxHow to setup Pycharm environment for Odoo 17.pptx
How to setup Pycharm environment for Odoo 17.pptx
 
OS-operating systems- ch05 (CPU Scheduling) ...
OS-operating systems- ch05 (CPU Scheduling) ...OS-operating systems- ch05 (CPU Scheduling) ...
OS-operating systems- ch05 (CPU Scheduling) ...
 
How to Add a Tool Tip to a Field in Odoo 17
How to Add a Tool Tip to a Field in Odoo 17How to Add a Tool Tip to a Field in Odoo 17
How to Add a Tool Tip to a Field in Odoo 17
 
REMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptxREMIFENTANIL: An Ultra short acting opioid.pptx
REMIFENTANIL: An Ultra short acting opioid.pptx
 
How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17How to Create and Manage Wizard in Odoo 17
How to Create and Manage Wizard in Odoo 17
 
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...
Transparency, Recognition and the role of eSealing - Ildiko Mazar and Koen No...
 
AIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.pptAIM of Education-Teachers Training-2024.ppt
AIM of Education-Teachers Training-2024.ppt
 
Tatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf artsTatlong Kwento ni Lola basyang-1.pdf arts
Tatlong Kwento ni Lola basyang-1.pdf arts
 
Python Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docxPython Notes for mca i year students osmania university.docx
Python Notes for mca i year students osmania university.docx
 
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptxHMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
HMCS Vancouver Pre-Deployment Brief - May 2024 (Web Version).pptx
 
Introduction to TechSoup’s Digital Marketing Services and Use Cases
Introduction to TechSoup’s Digital Marketing  Services and Use CasesIntroduction to TechSoup’s Digital Marketing  Services and Use Cases
Introduction to TechSoup’s Digital Marketing Services and Use Cases
 
Interdisciplinary_Insights_Data_Collection_Methods.pptx
Interdisciplinary_Insights_Data_Collection_Methods.pptxInterdisciplinary_Insights_Data_Collection_Methods.pptx
Interdisciplinary_Insights_Data_Collection_Methods.pptx
 
Simple, Complex, and Compound Sentences Exercises.pdf
Simple, Complex, and Compound Sentences Exercises.pdfSimple, Complex, and Compound Sentences Exercises.pdf
Simple, Complex, and Compound Sentences Exercises.pdf
 
Play hard learn harder: The Serious Business of Play
Play hard learn harder:  The Serious Business of PlayPlay hard learn harder:  The Serious Business of Play
Play hard learn harder: The Serious Business of Play
 
The basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptxThe basics of sentences session 3pptx.pptx
The basics of sentences session 3pptx.pptx
 
Spellings Wk 4 and Wk 5 for Grade 4 at CAPS
Spellings Wk 4 and Wk 5 for Grade 4 at CAPSSpellings Wk 4 and Wk 5 for Grade 4 at CAPS
Spellings Wk 4 and Wk 5 for Grade 4 at CAPS
 
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lesson
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lessonQUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lesson
QUATER-1-PE-HEALTH-LC2- this is just a sample of unpacked lesson
 

Electronics for basic engineers and .ppt

  • 1.
  • 2. Introduction What is VLSI? VLSI (very large-scale integration) is the current level of computer microchip miniaturization and refers to microchips containing in the hundreds of thousands of transistor s. LSI (large-scale integration) meant microchips containing thousands of transistors. What is the Use of VLSI? VLSI APPLICATION. VLSI stands for Very Large Scale Integration. It's used in creating so many chips and circuits on a single mini chip of silicon.
  • 3. Introduction Requirements study specification implementation validation What do I have to design? How do I do it? Have I implemented What I intended to? About any design.. market
  • 4. VLSI SYSTEM DESIGN FLOW V. ANURADHA VLSI Design cycle: VLSI design cycle start with a formal specification of a VLSI chip, follows a series of steps, and eventually produces a packaged chip.
  • 5. Simplified VLSI Design Flows System Specification Functional (Architecture) Design Functional Verification Logic Design Logic Verification Circuit Design Circuit Verification Physical Design Physical Verification Front End Back End Synthesis Phase Layout Phase Circuit Representation Layout Representation Behavioral Representation Logic(Gate-Level) Representation
  • 6. VLSI SYSTEM DESIGN FLOW V. ANURADHA Four Levels of Design Representation Behavioral Representation Logic (Gate-Level) Representation Circuit (Transistor-Level) Representation Layout Representation Functional Blocks, FSM Logic Blocks, Gates Transistor Schematics Physical Devices
  • 7. VLSI Design flow VLSI SYSTEM DESIGN FLOW V. ANURADHA
  • 8. Design Methodology There are two basic types of digital design methodologies Top-Down design methodology Bottom-Up design methodology Top-Down Design Methodology  Define top-level block and identify the sub- blocks  divide sub-block until we come to leaf cells
  • 9. Design Methodology Bottom-Up Design Methodology identify building block that are available for us build a bigger cells using these block continue build a cell until we build top level the A combination of Top-Down and Bottom-Up design are used in today’s digital design top-level
  • 10. Top-Down Design Methodology VLSI SYSTEM DESIGN FLOW V. ANURADHA Top Level Block Sub Block 1 Sub Block 1 Sub Block 1 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 11. Bottom-Up Design Methodology Top Level Block Macro Cell 1 Macro Cell 3 Macro Cell 2 Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell Leaf Cell
  • 12. Simplified view of VLSI design Flow Top Down (algorithm Bottom Up (physical)
  • 14. System Specification  First step of design process is to lay down the specification of the system.  High level representation of the system.  Factors considered:  Performance,Functionality,Physical dimension,Design technique,Fabrication technology  It is a compromise between market requirements, technological and economical viability.
  • 15. System Specification The end results are specifications of  Size,Speed,Power and Functionality of the VLSI system  Basic architecture
  • 16. Functional Design  Main functional units, Interconnect requirements of the system are identified  The area, power and other parameters of each unit are estimated  The key idea is to specify behavior, in terms of Input,Output,Timing of each unit  The outcome of functional design is usually a timing diagram  This information leads to improvement of the overall design process and reduction of complexity of the subsequent phases
  • 17. Logic Design Design the logic, that is, Boolean expressions,word width, register allocation, etc. The outcome is called an RTL (Register Transfer Level) description. RTL is expressed in a HDL (Hardware Description Language), such as VHDL and Verilog.
  • 18. Circuit Design  The purpose of the circuit design is to develop a circuit representation based on the logic design.  The Boolean expression can be converted into a circuit representation by taking into consideration the speed and power requirements of the original design.  Design the circuit including gates, transistors, interconnections, etc. The outcome is called a netlist.  Circuit simulation is used to verify the correctness and timing of component
  • 19. Physical Design Given a circuit after logic synthesis, to convert it into a layout