Data trustworthiness at the edge

•Download as PPTX, PDF•

0 likes•175 views

1. Manuel Offenberg of Seagate discussed securing data at the edge using RISC-V and Keystone enclaves to protect data during creation and movement. 2. OpenTitan can provide another layer of trust by securing the root of trust. 3. Endpoint security is crucial for ensuring overall data integrity and trustworthiness when significant data is being generated at billions of sensors and IoT devices.

Information Classification: General
CONTRIBUTE.
COLLABORATE.
COMMERCIALIZE.
December 8-10 | Virtual Event

Information Classification: General
December 8-10 | Virtual Event
Data Trustworthiness at the Edge
Manuel Offenberg
Managing Technologist
Seagate
#RISCVSUMMIT

Information Classification: General
Edge Data Challenges
1
Significant growth in
data driven autonomous
decision-making 2
Billions of sensors, IoT
devices, and end-points to
generate data for machine
learning training and inference
3
Many of these endpoints
have weak or no security,
increasing risk of unauthorized
data manipulation

Information Classification: General
Trusted Endpoint
• Identity attestation
• Firmware and
run-time attestation
• Secure isolation of
critical functionality
• Origin attestation with
data fingerprinting
Assurance
• Immutable and
verifiable object
storage framework
• Fingerprints for
content and metadata
integrity and origin
Notarization
• Ledger to record
content manifest
identifiers
• Immutable relative
ordering of events
Mobilization
• Devices and
applications have
cryptographic
identities
• Only provisioned
member devices
within the domain
• Verifiable provenance
of data objects based
on crypto identity
Chain of Custody for Data

Information Classification: General
Concept Use Case
Cloud
Mobile Device
Edge Data Storage
Data
Manifest
Data offload/storage, manifest validation
Data manifest transfers
RISC-V with secure
enclave(s) as Root of Trust
Endpoint
Provisioning
Notary
Storage
MFA Device
Device identity provisioning

Information Classification: General
Building Blocks
• DJI Matrice 100
• HiFive Unleashed
• Keystone Enclave
• Yubico Yubikey
Endpoint Services
• Lightweight object storage
• Verified data transfers
• Device provisioning
• Data movement
• Secure data logging
Trusted Endpoint

Information Classification: General
Keystone: Open-Source Enclave
Framework for RISC-V
• Trusted run-time for applications
• Isolation of sensitive data & functionality
Enclaves and Root of Trust
D. Lee et al., “Keystone: An Open Framework for Architecting Trusted Execution Environments”
https://doi.org/10.1145/3342195.3387532

Information Classification: General
Enclaves and Root of Trust
Keystone: Open-Source Enclave
Framework for RISC-V
• Trusted run-time for applications
• Isolation of sensitive data & functionality
• Uses Cases:
• Device/endpoint attestation
• Secure endpoint services,
e.g., data fingerprinting, key management

Information Classification: General
Root of Trust
• Platform integrity
• Self and system, e.g., Keystone SM
• Secrets storage and crypto operations
• Cryptographic identity
• E.g., Trusted Computing Group’s DICE
(Device Identifier Composition Engine)
Enclaves and Root of Trust
Keystone: Open-Source Enclave
Framework for RISC-V
• Trusted run-time for applications
• Isolation of sensitive data & functionality
• Uses Cases:
• Device/endpoint attestation
• Secure endpoint services,
e.g., data fingerprinting, key management

Information Classification: General
OpenTitan is the first open source
project building a transparent,
high-quality reference design for
silicon root of trust (RoT) chips.
Firmware
Instruction Set
Architecture
SoC Architecture
Digital IP
(RTL)
Foundry IP
Protocols
Physical Design Kit
Chip Fabrication
Chip Packaging
PCB Interface
PCB Design
(Sch & Layout)
APIS
RTL
Verification
Analog IP
Firmware
Instruction Set
Architecture
SoC Architecture
Digital IP
(RTL)
Foundry IP
Protocols
Physical Design Kit
Chip Fabrication
Chip Packaging
PCB Interface
PCB Design
(Sch & Layout)
APIS
RTL
Verification
Analog IP
Traditional RoT OpenTitan
Software
Silicon
Integration
Proprietary Open

Information Classification: General
Root of Trust Prototype
Seagate evaluation platform for endpoint storage
• Trenz TE0841 - Xilinx Kintex UltraScale XCKU035
• USB 3.x host interface
Ported OpenTitan to TE0841
• Added peripheral proprietary IP blocks
• Added placeholder IP as needed
Firmware/software
• Secure boot and secure updates
• Device identity and attestation
• Advanced features, e.g., HSM
What’s next
• Maturation of OpenTitan
• Attestation protocol enhancements
• Integrated IP for custom SoCs

Information Classification: General
Summary
manuel.offenberg@seagate.com
1
2
3
RISC-V and Keystone Enclaves to secure
data during creation and movement
OpenTitan provides another layer of trust
Endpoint security is key to overall
data integrity and trustworthiness

Information Classification: General
December 8-10 | Virtual Event
Thank you for joining us.
Contribute to the RISC-V conversation on social!
#RISCVSUMMIT @risc_v

This document summarizes a presentation about ZeroPoint Technologies' memory compression technology called Ziptilion. Some key points: 1) Ziptilion uses hardware-accelerated memory compression algorithms to double effective memory capacity and bandwidth. This helps address challenges from the end of Moore's Law. 2) It provides a virtual compressed memory pool (VCP) that is transparent to the operating system. Benchmark results show it provides 20% higher performance than an uncompressed baseline. 3) An evolution called Ziptilion+ aims for over 2.5x compression of machine learning workloads. 4) ZeroPoint also develops ZSWAP+/ZRAM+, which accelerates the popular ZSWAP

Developing for polar fire soc

RISC-V International

The document discusses developing applications for the PolarFire® System on Chip (SoC) field programmable gate array (FPGA). It notes that developing for the PolarFire SoC is less complicated than it seems. It covers the functionality of the application and monitor cores, how to develop bare metal applications using SoftConsole IDE, and how to develop FPGA applications using the Libero SoC Design Suite. Examples of driver code and build systems are also provided to simplify the development process for the PolarFire SoC.

Security and functional safety

RISC-V International

The De-RISC initiative aims to develop the first space-amenable RISC-V based computing platform. It involves: 1) Cobham Gaisler developing a fault-tolerant multicore MPSoC based on NOEL-V RISC-V cores. 2) FentISS developing a space-qualified hypervisor called XtratuM for RISC-V. 3) The Barcelona Supercomputing Center developing an extended statistics unit to help manage multicore interference. 4) Thales assessing the platform through benchmarking, executing a satellite software stack, and evaluating a command and data handling use case. The goal is to have an integrated and validated platform ready

Porting tock to open titan

RISC-V International

This document discusses porting the Tock operating system to the OpenTitan project. It provides background on OpenTitan and Tock, describes the status of the porting work, and highlights a deep dive into implementing USB and CTAP support on Tock running on OpenTitan hardware. Key points covered include OpenTitan using the Ibex RISC-V core, Tock being designed for small platforms without MMUs and enforcing security through Rust, the interface for Tock applications, and modules already supported through the mainline Tock project.

Tech talk with Antmicro - Building your world out of blocks with renode and l...

RISC-V International

This document discusses using Renode and LiteX to develop software-driven products in an incremental and iterative manner. Renode is an open source hardware simulation framework that supports platforms like RISC-V. LiteX is an open source SoC generator powered by Migen that allows creating designs with different CPUs. The document outlines how Renode can simulate a LiteX design, enabling hardware-software co-development and continuous integration testing throughout the product development cycle. Features like debugging and custom instructions are demonstrated.

RISC-V 30906 hex five multi_zone iot firmware

RISC-V International

Open j9 jdk on RISC-V

RISC-V International

The document discusses porting OpenJ9 JDK to RISC-V architecture. It involves preparing the software toolchain for cross-compilation to RISC-V, preparing hardware like the HiFive Unleashed development board, and developing OpenJ9 JDK through a mix of local and cross compilation. The status shows OpenJ9 JDK can execute in interpreter mode on the RISC-V emulator and HiFive board running Debian, with future work planned on JIT support, different GC strategies, and supporting other Java versions.

This document discusses how data mobility is becoming increasingly important as data volumes grow exponentially. It introduces Lyve Mobile, a portable data storage solution from Seagate that uses RISC-V technology to help alleviate data transfer bottlenecks and enable analytics at the edge. RISC-V and the OpenTitan project play a key role in Seagate's data protection strategy by providing a secure silicon root of trust and transparent security for stored data.

Chips alliance omni xtend overview

RISC-V International

OmniXtend is an open source cache coherence protocol that runs over Ethernet. It allows for a unified memory fabric that scales beyond what is possible with traditional CPU-centric architectures. OmniXtend implements the TileLink cache coherence protocol over Ethernet frames, eliminating the need to rewrite software and enabling new data-centric architectures by decoupling compute from memory. The CHIPS Alliance is developing OmniXtend as an open standard with the goal of driving more collaboration in the hardware development community.

Coco co-desing and co-verification of masked software implementations on cp us

RISC-V International

The document discusses co-verification and co-design of masked software implementations on CPUs to close the hardware/software gap in security. It presents Coco, a tool that verifies the execution of masked assembly directly on a processor's netlist to check for leaks. Coco was used to verify software on the Ibex RISC-V processor and identify problems that were then addressed through hardware fixes like register gating and computation unit gating to improve the processor's security. The approach aims to formally prove the security of software implementations by considering both the software and underlying hardware.

Gernot heiser unsw sydney and se l4 foundation

RISC-V International

seL4 is an open source, high-assurance microkernel that has been ported to run on RISC-V processors. It is one of the most secure and fastest microkernels available. seL4 has formal mathematical proofs of functional correctness and security properties. It is now available to use on RISC-V, making it the only operating system kernel for RISC-V that has undergone this level of formal verification. The porting process revealed that RISC-V's regular architecture makes the kernel code more simple and similar in size to ARM-based kernels compared to x86 kernels.

RISC-V 30910 kassem_ summit 2020 - so_c_gen

RISC-V International

This document proposes a no-human-in-the-loop open-source "idea to manufacturing" SoC compiler. It consists of SoCGen, which generates RTL from a JSON description, and OpenLANE, which produces a clean GDSII layout from the RTL with no human intervention. SoCGen includes a library of open-source verified IP cores and supports multiple bus architectures. OpenLANE uses carefully-curated open-source EDA tools tuned for an open PDK. The goal is to streamline and automate the entire custom SoC design process from concept to silicon to enable more widespread adoption.

RISC-V: The Open Era of Computing

RISC-V International

Building an open control stack for quantum computers using RISC-V ecosystems

RISC-V International

This document summarizes a presentation about building an open control stack for quantum computers using the RISC-V ecosystem. It discusses using a RISC-V based Quantum Instruction Set Architecture (QUASAR) to control quantum processors. It describes implementing QUASAR as a co-processor that interfaces with a RISC-V processor via a RoCC interface. The presentation outlines developing the software and hardware stack, from a high-level circuit description to generating control pulses on an FPGA-based prototype system. Scalability and integrating multiple quantum processors and FPGAs is discussed as future work.

Secure IoT Firmware for RISC-V

RISC-V International

MultiZone is an IoT firmware that provides a trusted execution environment (TEE) for securing IoT applications on RISC-V processors. It includes pre-integrated libraries for TCP/IP, TLS, ECC and FreeRTOS to handle basic and advanced IoT requirements. MultiZone provides four separated execution environments called zones that are enforced by hardware to isolate trusted applications from untrusted third party code and libraries. It allows for building secure IoT devices, remote firmware updates, and real-time device monitoring and management without needing proprietary hardware extensions.

Fueling the datasphere how RISC-V enables the storage ecosystem

RISC-V International

This document summarizes Seagate's work with RISC-V processors for storage applications. It discusses Seagate's history with custom CPUs and reasons for adopting RISC-V. Seagate has developed two RISC-V cores - a high-performance out-of-order core currently powering a hard drive demonstration, and an area-optimized in-order core for auxiliary workloads. RISC-V allows innovation for real-time processing and security at the edge by enabling domain-specific architectures. The talk promotes collaboration and involvement in the open RISC-V ecosystem.

Tech talk with Antmicro - Building an open source system verilog ecosystem

RISC-V International

This document discusses building an open source SystemVerilog ecosystem. It outlines Antmicro's work in tools, hardware, software and AI for the RISC-V ecosystem. It describes the need for open source SystemVerilog support in tools to enable collaborative design. Efforts discussed include developing an SV compliance test suite, the open source Verible linter/formatter, the Surelog parser, and integrating the Universal Hardware Data Model interface in other tools like Verilator and Yosys. The goal is to extend open source tools with SV features and create reusable solutions.

RISC-V Unconstrained

RISC-V International

Easily emulating full systems on amazon fpg as

RISC-V International

This document discusses emulating systems-on-chip (SoCs) on Amazon Web Services (AWS) field-programmable gate arrays (FPGAs). It describes how the author validated a RISC-V CPU design by running Linux on it within an AWS F1 FPGA instance. It provides details on using Bluespec System Verilog (BSV) to model CPU cores, the AWS FPGA shell, Connectal for connecting hardware and software, and virtio device models to emulate I/O without custom drivers. The document shows how the approach allows running different RISC-V processor designs from the DARPA SSITH program securely in the cloud for security evaluation.

Standardizing the tee with global platform and RISC-V

RISC-V International

GlobalPlatform provides standards for trusted execution environments (TEEs) that are deployed across billions of devices. The standards define hardware and software specifications for TEEs to securely deliver digital services. GlobalPlatform is working with RISC-V to define TEE configurations for lightweight IoT devices and leverage RISC-V's secure hardware enclave capabilities. The organization's protection profiles and security certification help service providers assess risks when using TEE technologies.

RISC-V growth and successes in technology and industry - embedded world 2021

RISC-V International

RISC-V International has more than 1,000 members across over 50 countries who are working in hardware, software, services, and various industries for a strong and healthy RISC-V ecosystem. It is projected that by 2025 there will be over 62 billion RISC-V CPU cores and the total market for RISC-V IP and software is expected to grow to over $1b by 2025. In 2020 alone, we saw successes with newly defined RISC-V accelerator architectures, affordable RISC-V open source small-board computers, development boards for personal computers, and an incredibly fast 64-bit RISC-V Core as the community also ratified key specifications and made advances in security. As we see the growth of RISC-V into industries such as AI, machine learning, blockchain, 5G, medical, and industrial, we will see the ratifications of new extensions that enable this growth. Join Kim McMahon, Director of Marketing and Stephano Cetola, Technical Program Manager as we take a look at where RISC-V is going in 2021.

RISC-V Online Tutor

RISC-V International

This document summarizes a presentation given at the London Open Source Meetup for RISC-V on April 19, 2021. The presentation introduced the RISC-V Online Tutor, an online course for learning RISC-V fundamentals from digital logic to C programming. It provided an overview of the course structure and lessons, which take students through RISC-V assembly, processor design, and application development. It also demonstrated the online learning platform and its ability to interact with remote FPGA hardware during lessons. The goal is to invite community participation and collaboration to further develop the Online Tutor.

RISC-V Introduction

RISC-V International

Andes RISC-V vector extension demystified-tutorial

RISC-V International

The document provides an overview of vector technology and the RISC-V Vector extension. It discusses SIMD and vector processor concepts, the evolution of vector instruction sets from Intel MMX/SSE/AVX to the RISC-V Vector specification. It also covers vector register file organization, instruction chaining, applications of vector processing, and challenges in implementing vector architectures. Andes Technology is introducing the AndesCoreTM NX27V processor core which implements the RISC-V Vector extension.

RISC-V Summit 2020: The Next Ten Years

RISC-V International

The document discusses the next ten years of RISC-V development. It notes that while specialized ISAs come and go, general purpose ISAs can last for decades. In the next ten years, RISC-V aims to become the industry standard ISA across all computing devices. To manage diversity, RISC-V uses a modular design with bases and extensions. The Technical Steering Committee will focus development on key application domains and release architecture profiles to guide the ecosystem. New security threats and applications will emerge, requiring ongoing development and specialization of RISC-V.

Educating the computer architects of tomorrow's critical systems with RISC-V

RISC-V International

This document provides information about a virtual RISC-V summit event taking place from December 8-10. It then summarizes a presentation given by Leonidas Kosmidis on educating computer architects with RISC-V. The presentation discusses safety critical systems and why companies are interested in RISC-V for these applications. It also describes the computer architecture curriculum and RISC-V projects at the Polytechnic University of Catalonia and Barcelona Supercomputing Center. Specific projects from a processor design course are summarized, including dual/triple lockstep CPUs, a WCET support implementation, and vector extensions added to the Lagarto RISC-V core. The document concludes by acknowledging those involved

Andes building a secure platform with the enhanced iopmp

RISC-V International

The document provides an overview of building a secure platform using the enhanced IOPMP (Input/Output Physical Memory Protection). It discusses why IOPMP is needed to check accesses from non-RISC-V bus masters, describes the enhancements made to IOPMP including supporting multiple bus masters and flexible response options. It then provides an example of how IOPMP, PMP, and secure boot can establish a root of trust for the platform and describes AndeSentry, an open security framework from Andes Technology.

Edge intelligence slide share

Bit Stew Systems

The document discusses adding edge intelligence to Intel IoT gateways using the MIx Core platform. It defines the edge as the convergence of physical, security, connectivity, and data aspects where assets are located. The MIx Core platform integrates data streaming from sensors in real-time to enable preventative maintenance by detecting anomalies in vibration data from machines. This reduces equipment downtime and improves manufacturing performance.

Developing Interoperable Components for an Open IoT Foundation

Eurotech

In this presentation Eurotech and Red Hat present Kapua, a modular cloud platform that provides management for Internet of Things (IoT) gateways and smart edge devices. It represents a key milestone towards the development of a truly open, end-to-end foundation for IoT and its ecosystem of partners and solutions. Kapua provides a core integration framework with services for device registry, data and device management, message routing, and applications.

What's hot

Data on the move a RISC-V opportunity

RISC-V International

Chips alliance omni xtend overview

RISC-V International

Coco co-desing and co-verification of masked software implementations on cp us

RISC-V International

Gernot heiser unsw sydney and se l4 foundation

RISC-V International

RISC-V 30910 kassem_ summit 2020 - so_c_gen

RISC-V International

RISC-V: The Open Era of Computing

RISC-V International

Building an open control stack for quantum computers using RISC-V ecosystems

RISC-V International

Secure IoT Firmware for RISC-V

RISC-V International

Fueling the datasphere how RISC-V enables the storage ecosystem

RISC-V International

Tech talk with Antmicro - Building an open source system verilog ecosystem

RISC-V International

RISC-V Unconstrained

RISC-V International

Easily emulating full systems on amazon fpg as

RISC-V International

Standardizing the tee with global platform and RISC-V

RISC-V International

RISC-V growth and successes in technology and industry - embedded world 2021

RISC-V International

RISC-V Online Tutor

RISC-V International

RISC-V Introduction

RISC-V International

Andes RISC-V vector extension demystified-tutorial

RISC-V International

RISC-V Summit 2020: The Next Ten Years

RISC-V International

Educating the computer architects of tomorrow's critical systems with RISC-V

RISC-V International

Andes building a secure platform with the enhanced iopmp

RISC-V International

What's hot (20)

Data on the move a RISC-V opportunity

Chips alliance omni xtend overview

Coco co-desing and co-verification of masked software implementations on cp us

Gernot heiser unsw sydney and se l4 foundation

RISC-V 30910 kassem_ summit 2020 - so_c_gen

RISC-V: The Open Era of Computing

Building an open control stack for quantum computers using RISC-V ecosystems

Secure IoT Firmware for RISC-V

Fueling the datasphere how RISC-V enables the storage ecosystem

Tech talk with Antmicro - Building an open source system verilog ecosystem

RISC-V Unconstrained

Easily emulating full systems on amazon fpg as

Standardizing the tee with global platform and RISC-V

RISC-V growth and successes in technology and industry - embedded world 2021

RISC-V Online Tutor

RISC-V Introduction

Andes RISC-V vector extension demystified-tutorial

RISC-V Summit 2020: The Next Ten Years

Educating the computer architects of tomorrow's critical systems with RISC-V

Andes building a secure platform with the enhanced iopmp

Similar to Data trustworthiness at the edge

Edge intelligence slide share

Bit Stew Systems

Developing Interoperable Components for an Open IoT Foundation

Eurotech

Extending Your Network Cloud Security to AWS

Fidelis Cybersecurity

As more organizations implement cloud strategies and technologies, the volume of data being transmitted to and from the cloud increases – data that must be protected. Security monitoring for threats, compromise or data theft within cloud-based applications has been difficult to achieve without the use of VM-based monitoring agents, but this is changing. Fidelis Network® Sensors coupled with Netgate TNSR™ can provide an easy-to-deploy cloud mirror port for traffic visibility, threat detection, and data loss and theft detection. If you currently have AWS-based applications or are considering hosting applications in AWS, watch this recorded webinar to find out how Fidelis and Netgate can support the security of your cloud-based data via a high-speed cloud mirror port. In this webinar, we discuss: - The cloud environment and the state of cloud security today - The technology and the integration capabilities of Netgate TNSR and Fidelis Network - The benefits of deploying Fidelis Network sensors in the cloud no reconfiguring of applications required

Soc analyst course content v3

ShivamSharma909

The SOC analyst training program is meticulously designed by the subject matter experts at Infosec Train. The training program offers a deep insight into the SOC operations and workflows. It is an excellent opportunity for aspiring and current SOC analysts (L1/L2/L3) to level up their skills to mitigate business risks by effectively handling and responding to security threats. https://www.infosectrain.com/courses/soc-analyst-expert-training/

Soc analyst course content

ShivamSharma909

how to implement an IoT architecture

Roberto Siagri

Security Fundamental for IoT Devices; Creating the Internet of Secure Things

Design World

Alfresco DevCon 2019: Encryption at-rest and in-transit

Toni de la Fuente

To guarantee data integrity and confidentiality in Alfresco, we need to implement authentication and encryption at-rest and in-transit. With micro services proliferation, orchestrating platforms, complex topologies of services and multiple programming languages, there is a demand of new ways to manage service-to-service communication, and in some cases, without the application needing to be aware. In addition to that, compliance requirements around encryption and authentication come to the picture requiring new ways to handle them. This talk will review encryption at-rest solutions for ADBP, and will be also discuss about solutions for encryption and authentication between services. This will be an introduction to service mesh and TLS/mTLS. We will see a demo of ACS running with Istio over EKS along with tools like WaveScope, Kiali, Jaeger, Grafana, Service Graph and Prometheus.

Meetup 19/12/2016 - Blockchain-as-a-service voor Antwerpen?

Digipolis Antwerpen

MultiChain is an open source platform for private blockchain applications that provides highly configurable permissioned blockchains, fast transaction processing speeds, and decentralized data storage through customizable assets and streams. It offers a flexible way to deploy private blockchains across operating systems and clouds. MultiChain has been used for various use cases including identity management, insurance administration, and enabling liquidity in crowdfunding.

Mapping Data Flows Across Apps, Microservices & APIs

DevOps.com

Understanding how data flows into, across components, and out of an application is critical for security and performance. Yet, modern software development is making data flow and data leakage identification increasingly complex. Faster release cycles, leveraging modular architectures/microservices, open source libraries and APIs makes it harder to understand the totality of how critical data is handled. For example, is personally identifiable information or device tokens being logged in Splunk? Are hard-coded credentials being pushed to GitHub? Is a microservice storing decrypted payment card information in S3? Lastly, for organizations with EU resident data, GDPR has significantly expanded the definition of what sensitive information is. Thus, the challenge of managing flows is further exacerbated.

Understanding Zero Trust Security for IBM i

Precisely

As security threats continue to evolve and increase, companies need to also adapt their approach to IT security. One important concept that is gaining in popularity and adoption is zero trust security. The main concept behind the zero trust security model is "never trust, always verify,” which means that devices should not be trusted by default, even if they are connected to a permissioned network such as a corporate LAN and even if they were previously verified. Zero Trust means moving beyond a perimeter security strategy. As companies offer customers and business partners new digital experiences and processes, networks can be local, in the cloud, or a combination or hybrid with resources anywhere as well as workers in any location. This dynamic is impacting IBM i customers and zero trust security is an important element of a modern security strategy. Join us for this webcast to hear about: • Understanding zero trust security concepts • Zero trust security in the real world • Zero trust security for IBM i environments

Identity Based Lifecycle Management for a Trusted IoT Supply Chain

tomkat58

1) Identity-based lifecycle management can establish accountability and trust in the IoT supply chain by enabling identity-driven services, improved quality, security and safety, and new business models. 2) A trusted identity coupled with traceability infrastructure allows issues to be traced from design to field use and parts to be authenticated and provisioned throughout their lifecycle. 3) Establishing a "circle of trust" through trusted alliances between players in the IoT value chain like IDMs, suppliers, manufacturers, and service providers can improve configurability, traceability, and the trust, quality and safety of connected devices and systems.

The day when 3rd party security providers disappear into cloud bright talk se...

Ulf Mattsson

How should we prepare for this new brave world where many 3rd party security providers disappeared into cloud providers? This will greatly impact many 3rd party security vendors, organizations and investors. Cloud transformations are accelerating. By 2020, cloud will increase by 157% and on-premises ’traditional’ IT infrastructure will decrease by 54%, according to 452 Research, 2018. We will cover how many security solutions will change, including: - WAF – Web Application Firewalls - SIEM - Firewalls - Encryption - Tokenization - Key Management - AV – Anti Virus - Network - And more...

Zephyr-Overview-20230124.pdf

ibramax

- The document describes the Zephyr real-time operating system which is open source, has a vibrant community, and is built with safety and security in mind. It supports multiple architectures and hardware boards and has vendor-neutral governance. - Key features include being highly configurable, modular, and product development ready using long-term supported releases that include security updates. It provides a range of OS services and supports over 100 sensors out of the box. - The project focuses on safety and has established committees to improve security practices and work towards safety certification for applications requiring functional safety standards like IEC 61508.

IoT Saturday PN 2019 - Eurotech

Luca Dazi

The document discusses Internet of Things (IoT) gateways and Eurotech's Everyware IoT platform. Everyware IoT provides secure connectivity between devices and applications through IoT edge gateways. It uses the Everyware Software Framework (ESF) and Kura operating system to develop and deploy IoT edge computing applications. Eurotech offers a range of industrial IoT gateways running ESF and supports open standards. Everyware IoT provides security across devices, communication, and the cloud to securely connect devices and integrate data.

The future of data security and blockchain

Ulf Mattsson

Discussion of Post-Quantum Cryptography and other technologies: Data Security Techniques Secure Multi-Party Computation (SMPC) Homomorphic encryption (HE) Differential Privacy (DP) and K-Anonymity Pseudonymization and Anonymization Synthetic Data Zero trust architecture (ZTA) Zero-knowledge proofs (ZKP) Private Set Intersection (PSI) Trusted execution environments (TEE) Post-Quantum Cryptography Blockchain Regulations and Standards in Data Privacy

What i learned at gartner summit 2019

Ulf Mattsson

Title: What I Learned at Gartner Summit 2019 Abstract: The Gartner Summit 2019 agenda featured five comprehensive programs to cover your security and risk management key priorities and challenges. Digital transformation continues to challenge the conventions of information risk and security management. It requires a coherent digital security program based on a clear vision and strategy. Businesses have been inundated with information on what recent privacy laws like GDPR and CCPA require, but many are still trying to figure out how to comply with them on a practical level. The new Verizon Data Breach Investigations Report (DBIR) provides perspectives on how Criminals simply shift their focus and adapt their tactics to locate and steal the data they find to be of most value. Gartner includes data ethics and privacy on their list of the top 10 strategic technology trends of 2019, placing it on the same level as AI-driven development, blockchain, and edge computing. Many companies are focusing on data privacy from the legal and security side, which are foundational, but are missing the focus on data. The cloud, SaaS applications, and user mobility are powerful enablers of digital transformation, but many IT organizations are grappling with legacy network and security architectures that haven't evolved in decades. In the era of Cloud 3.0, companies are re-imagining business processes from and for the cloud. With these new opportunities comes a new cybersecurity reality for IT leaders in a hybrid, multicloud world. At a minimum, cloud computing breaks into 3 primary layers: SaaS, PaaS and IaaS. This presentation will explain primary security controls. You’ll learn how to take a strategic approach to risk, improve business and data resilience, build digital trust and implement a new generation of continuously adaptive security strategies. Cloud security remains a top priority. This presentation summarizes the problems, recommended processes, and new product types to address key issues.

Vibro box sitel midih-presentation oc2

MIDIH_EU

DEVNET-1123 CSTA - Cisco Security Technical Alliances, New Program for Ecosys...

Cisco DevNet

Effective IoT System on Openstack

Takashi Kajinami

This document discusses building an effective IoT system on OpenStack. It describes key IoT use cases and requirements, such as high data volume, velocity, and variety. The proposed architecture uses OpenStack services like Nova, Neutron, Swift, and Ceilometer to provide scalable infrastructure, networking, storage, and monitoring for IoT workloads. The document outlines how OpenStack can support broker integration, device management, flexible data stores, external connectivity, and data federation to realize a full-featured IoT platform. Future work involves proof-of-concept testing of the integrated architecture.

Similar to Data trustworthiness at the edge (20)

Edge intelligence slide share

Developing Interoperable Components for an Open IoT Foundation

Extending Your Network Cloud Security to AWS

Soc analyst course content v3

Soc analyst course content

how to implement an IoT architecture

Security Fundamental for IoT Devices; Creating the Internet of Secure Things

Alfresco DevCon 2019: Encryption at-rest and in-transit

Meetup 19/12/2016 - Blockchain-as-a-service voor Antwerpen?

Mapping Data Flows Across Apps, Microservices & APIs

Understanding Zero Trust Security for IBM i

Identity Based Lifecycle Management for a Trusted IoT Supply Chain

The day when 3rd party security providers disappear into cloud bright talk se...

Zephyr-Overview-20230124.pdf

IoT Saturday PN 2019 - Eurotech

The future of data security and blockchain

What i learned at gartner summit 2019

Vibro box sitel midih-presentation oc2

DEVNET-1123 CSTA - Cisco Security Technical Alliances, New Program for Ecosys...

Effective IoT System on Openstack

More from RISC-V International

WD RISC-V inliner work effort

RISC-V International

One presenter discussed weaknesses found in the LLVM inliner's ability to find optimization opportunities for RISC-V code compared to other compilers, resulting in larger code size. A new approach called mutual inlining (MI) looks at the whole call graph to make inlining decisions and could provide more insights than the LLVM inliner. Integrating MI inside the LLVM inliner by replacing the current inliner with MI was suggested to address these weaknesses.

RISC-V Zce Extension

RISC-V International

The document proposes several extensions to the RISC-V ISA to improve code size efficiency. It analyzes benchmark programs to identify optimization opportunities where common instruction sequences can be fused into single instructions. New instructions proposed include TBLJAL for table-based function calls and jumps, PUSHPOP for saving/restoring multiple registers, and MULIADD for fusing load, multiply and add instructions. Evaluation shows the proposed instructions reduce code size by up to 10% on average across benchmarks when implemented in the compiler.

London Open Source Meetup for RISC-V

RISC-V International

The document announces a London open source meetup for RISC-V on April 19th. RISC-V is a free and open instruction set architecture that enables new processor innovation through open collaboration. It provides free and extensible software and hardware freedom. RISC-V International is a nonprofit organization with over 1,000 members in more than 50 countries that was founded in 2015. The document also advertises upcoming events from the BCS Open Source Specialist Group, including an advocacy event on May 20th and an event on open source in space.

Static partitioning virtualization on RISC-V

RISC-V International

This document summarizes a presentation on static partitioning virtualization for RISC-V. It discusses the motivation for embedded virtualization, an overview of static partitioning hypervisors like Jailhouse and Xen, and the Bao hypervisor. It then provides an overview of the RISC-V hypervisor specification and extensions, including implemented features. It evaluates the performance overhead and interrupt latency of a prototype RISC-V hypervisor implementation with and without interference mitigations like cache partitioning.

Semi dynamics high bandwidth vector capable RISC-V cores

RISC-V International

SemiDynamics introduced two new RISC-V cores, AVISPADO 220 and ATREVIDO 220, both supporting the upcoming RISC-V Vector spec version 1.0. AVISPADO 220 is an in-order core with a technique called "Gazzillion Misses" that allows a high number of outstanding memory requests. ATREVIDO 220 is an out-of-order core also utilizing Gazzillion Misses. SemiDynamics also provides a customizable RISC-V Vector Processing Unit that implements the vector spec and can be integrated with the cores. Both cores and the vector unit are available for licensing.

Reverse Engineering of Rocket Chip

RISC-V International

This document summarizes a presentation on reverse engineering the Rocket-Chip SoC generator to develop a customized SoC called Aghaaz. The presentation covers deconstructing the Rocket-Chip software architecture, developing a Micro-Architecture and Software Specification (MASS) document, configuring an Aghaaz SoC using the MASS document, and generating the SoC from the Rocket-Chip generator. Key aspects included developing object-oriented representations of Rocket-Chip modules, flowcharts to explain the code, and configuring an RV32 core with caches and extensions.

RISC-V NOEL-V - A new high performance RISC-V Processor Family

RISC-V International

This document summarizes the NOEL-V processor family from Cobham Gaisler. It describes the NOEL-V as a RISC-V compliant 64-bit processor with fault tolerance features. It provides details on the processor architecture, peripherals, software ecosystem, verification process, and commercial and open source availability. Examples of projects adopting the NOEL-V include the European H2020 funded De-RISC and SELENE projects for safety-critical computing.

RISC-V 30908 patra

RISC-V International

This document discusses building cache-coherent scaleout systems using OmniXtend. It describes the OmniXtend architecture, which uses a fully open cache-coherence protocol that works over Ethernet. It then discusses the OmniXtend reference design, compute node architecture, address space, and hardware design. It also covers the single operating system and independent nodes system models, the unified boot process, and status of the current implementation. Lastly, it proposes ways to further develop the system through simulation, emulation, and future work.

RISC-V 30907 summit 2020 joint picocom_mentor

RISC-V International

This document discusses the challenges of building and optimizing open RAN systems for 5G networks. It describes Picocom's 5G baseband system-on-chip architecture using multiple RISC-V clusters and hardware accelerators. Maintaining performance and detecting problems is difficult due to the complex timing requirements across hundreds of users. Mentor's embedded analytics solution monitors the system non-intrusively using on-chip sensors to detect issues like timing overruns and help optimize performance both during development and over the lifetime of deployments.

RISC-V software state of the union

RISC-V International

This document summarizes the evolution of the RISC-V software ecosystem from 2015 to 2020. It describes how initial ports of key software in 2015, like GCC and Linux, have expanded to include upstream support in most open source software projects today. It outlines remaining priorities like completing support for specifications and filling gaps in programming language and application software support. The document concludes by encouraging continued collaboration to further mature the RISC-V software ecosystem.

Ripes tracking computer architecture throught visual and interactive simula...

RISC-V International

Ripes is a visual processor simulator and assembly editor for RISC-V that was created to teach computer architecture concepts. It allows interactive simulation and visualization of different processor models, including single-cycle, pipelined, and models with caching. Ripes uses the Visual Simulation of Register Transfer Logic (VSRTL) framework, which generates circuit visualizations from processor descriptions. This allows Ripes to simulate various RISC-V processors and visualize their data paths during execution. Ripes has been expanded over time to support cache simulation and integration with C toolchains.

Open source manufacturable pdk for sky water 130nm process node

RISC-V International

Online test program generator for RISC-V processors

RISC-V International

The document summarizes an online test program generator for RISC-V microprocessors called MicroTESK. It describes how the generator works offline by translating specifications into test programs, and online by executing directly on the device under test to generate and run tests. The generator uses techniques like combinatorial brute-force and randomization to generate diverse test cases and checks results with signatures and transformations to detect errors. Future work areas include supporting more RISC-V instruction subsets and advanced techniques like model-based generation, mutations, and equivalence checking.

Klessydra t - designing vector coprocessors for multi-threaded edge-computing...

RISC-V International

The document describes a proposed Klessydra-T1 vector coprocessor architecture designed for multi-threaded edge computing cores. It achieves a 3x speedup over a baseline core through configurable SIMD and MIMD vector acceleration schemes. Benchmark results show cycle count reductions for workloads like convolution and matrix multiplication when using the coprocessor in various SISD, SIMD, and MIMD configurations. Resource utilization and maximum frequency are also analyzed.

Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...

RISC-V International

Esperanto has developed an AI processor chip called ET-SoC-1 that contains over 1000 custom RISC-V cores on a single 7nm chip. The chip is targeted at datacenter inferencing and provides superior performance and energy efficiency compared to incumbent solutions. Esperanto's solution is fully programmable and scalable from hundreds to thousands of CPU cores to handle future AI models. The document provides details on the RISC-V based CPU cores, memory hierarchy, software stack, and how the chips can be deployed in datacenters to meet the challenges of hyperscale AI inferencing.

More from RISC-V International (15)

WD RISC-V inliner work effort

RISC-V Zce Extension

London Open Source Meetup for RISC-V

Static partitioning virtualization on RISC-V

Semi dynamics high bandwidth vector capable RISC-V cores

Reverse Engineering of Rocket Chip

RISC-V NOEL-V - A new high performance RISC-V Processor Family

RISC-V 30908 patra

RISC-V 30907 summit 2020 joint picocom_mentor

RISC-V software state of the union

Ripes tracking computer architecture throught visual and interactive simula...

Open source manufacturable pdk for sky water 130nm process node

Online test program generator for RISC-V processors

Klessydra t - designing vector coprocessors for multi-threaded edge-computing...

Esperanto accelerates machine learning with 1000+ low power RISC-V cores on a...

Recently uploaded

GenAI Pilot Implementation in the organizations

kumardaparthi1024

Essentials of Automations: The Art of Triggers and Actions in FME

Safe Software

In this second installment of our Essentials of Automations webinar series, we’ll explore the landscape of triggers and actions, guiding you through the nuances of authoring and adapting workspaces for seamless automations. Gain an understanding of the full spectrum of triggers and actions available in FME, empowering you to enhance your workspaces for efficient automation. We’ll kick things off by showcasing the most commonly used event-based triggers, introducing you to various automation workflows like manual triggers, schedules, directory watchers, and more. Plus, see how these elements play out in real scenarios. Whether you’re tweaking your current setup or building from the ground up, this session will arm you with the tools and insights needed to transform your FME usage into a powerhouse of productivity. Join us to discover effective strategies that simplify complex processes, enhancing your productivity and transforming your data management practices with FME. Let’s turn complexity into clarity and make your workspaces work wonders!

20240605 QFM017 Machine Intelligence Reading List May 2024

Matthew Sinclair

Uni Systems Copilot event_05062024_C.Vlachos.pdf

Uni Systems S.M.S.A.

Driving Business Innovation: Latest Generative AI Advancements & Success Story

Safe Software

Are you ready to revolutionize how you handle data? Join us for a webinar where we’ll bring you up to speed with the latest advancements in Generative AI technology and discover how leveraging FME with tools from giants like Google Gemini, Amazon, and Microsoft OpenAI can supercharge your workflow efficiency. During the hour, we’ll take you through: Guest Speaker Segment with Hannah Barrington: Dive into the world of dynamic real estate marketing with Hannah, the Marketing Manager at Workspace Group. Hear firsthand how their team generates engaging descriptions for thousands of office units by integrating diverse data sources—from PDF floorplans to web pages—using FME transformers, like OpenAIVisionConnector and AnthropicVisionConnector. This use case will show you how GenAI can streamline content creation for marketing across the board. Ollama Use Case: Learn how Scenario Specialist Dmitri Bagh has utilized Ollama within FME to input data, create custom models, and enhance security protocols. This segment will include demos to illustrate the full capabilities of FME in AI-driven processes. Custom AI Models: Discover how to leverage FME to build personalized AI models using your data. Whether it’s populating a model with local data for added security or integrating public AI tools, find out how FME facilitates a versatile and secure approach to AI. We’ll wrap up with a live Q&A session where you can engage with our experts on your specific use cases, and learn more about optimizing your data workflows with AI. This webinar is ideal for professionals seeking to harness the power of AI within their data management systems while ensuring high levels of customization and security. Whether you're a novice or an expert, gain actionable insights and strategies to elevate your data processes. Join us to see how FME and AI can revolutionize how you work with data!

20240607 QFM018 Elixir Reading List May 2024

Matthew Sinclair

Monitoring and Managing Anomaly Detection on OpenShift.pdf

Tosin Akinosho

Monitoring and Managing Anomaly Detection on OpenShift Overview Dive into the world of anomaly detection on edge devices with our comprehensive hands-on tutorial. This SlideShare presentation will guide you through the entire process, from data collection and model training to edge deployment and real-time monitoring. Perfect for those looking to implement robust anomaly detection systems on resource-constrained IoT/edge devices. Key Topics Covered 1. Introduction to Anomaly Detection - Understand the fundamentals of anomaly detection and its importance in identifying unusual behavior or failures in systems. 2. Understanding Edge (IoT) - Learn about edge computing and IoT, and how they enable real-time data processing and decision-making at the source. 3. What is ArgoCD? - Discover ArgoCD, a declarative, GitOps continuous delivery tool for Kubernetes, and its role in deploying applications on edge devices. 4. Deployment Using ArgoCD for Edge Devices - Step-by-step guide on deploying anomaly detection models on edge devices using ArgoCD. 5. Introduction to Apache Kafka and S3 - Explore Apache Kafka for real-time data streaming and Amazon S3 for scalable storage solutions. 6. Viewing Kafka Messages in the Data Lake - Learn how to view and analyze Kafka messages stored in a data lake for better insights. 7. What is Prometheus? - Get to know Prometheus, an open-source monitoring and alerting toolkit, and its application in monitoring edge devices. 8. Monitoring Application Metrics with Prometheus - Detailed instructions on setting up Prometheus to monitor the performance and health of your anomaly detection system. 9. What is Camel K? - Introduction to Camel K, a lightweight integration framework built on Apache Camel, designed for Kubernetes. 10. Configuring Camel K Integrations for Data Pipelines - Learn how to configure Camel K for seamless data pipeline integrations in your anomaly detection workflow. 11. What is a Jupyter Notebook? - Overview of Jupyter Notebooks, an open-source web application for creating and sharing documents with live code, equations, visualizations, and narrative text. 12. Jupyter Notebooks with Code Examples - Hands-on examples and code snippets in Jupyter Notebooks to help you implement and test anomaly detection models.

Ocean lotus Threat actors project by John Sitima 2024 (1).pptx

SitimaJohn

Ocean Lotus cyber threat actors represent a sophisticated, persistent, and politically motivated group that poses a significant risk to organizations and individuals in the Southeast Asian region. Their continuous evolution and adaptability underscore the need for robust cybersecurity measures and international cooperation to identify and mitigate the threats posed by such advanced persistent threat groups.

Artificial Intelligence for XMLDevelopment

Octavian Nadolu

In the rapidly evolving landscape of technologies, XML continues to play a vital role in structuring, storing, and transporting data across diverse systems. The recent advancements in artificial intelligence (AI) present new methodologies for enhancing XML development workflows, introducing efficiency, automation, and intelligent capabilities. This presentation will outline the scope and perspective of utilizing AI in XML development. The potential benefits and the possible pitfalls will be highlighted, providing a balanced view of the subject. We will explore the capabilities of AI in understanding XML markup languages and autonomously creating structured XML content. Additionally, we will examine the capacity of AI to enrich plain text with appropriate XML markup. Practical examples and methodological guidelines will be provided to elucidate how AI can be effectively prompted to interpret and generate accurate XML markup. Further emphasis will be placed on the role of AI in developing XSLT, or schemas such as XSD and Schematron. We will address the techniques and strategies adopted to create prompts for generating code, explaining code, or refactoring the code, and the results achieved. The discussion will extend to how AI can be used to transform XML content. In particular, the focus will be on the use of AI XPath extension functions in XSLT, Schematron, Schematron Quick Fixes, or for XML content refactoring. The presentation aims to deliver a comprehensive overview of AI usage in XML development, providing attendees with the necessary knowledge to make informed decisions. Whether you’re at the early stages of adopting AI or considering integrating it in advanced XML development, this presentation will cover all levels of expertise. By highlighting the potential advantages and challenges of integrating AI with XML development tools and languages, the presentation seeks to inspire thoughtful conversation around the future of XML development. We’ll not only delve into the technical aspects of AI-powered XML development but also discuss practical implications and possible future directions.

Mind map of terminologies used in context of Generative AI

Kumud Singh

“I’m still / I’m still / Chaining from the Block”

Claudio Di Ciccio

UiPath Test Automation using UiPath Test Suite series, part 6

DianaGray10

Welcome to UiPath Test Automation using UiPath Test Suite series part 6. In this session, we will cover Test Automation with generative AI and Open AI. UiPath Test Automation with generative AI and Open AI webinar offers an in-depth exploration of leveraging cutting-edge technologies for test automation within the UiPath platform. Attendees will delve into the integration of generative AI, a test automation solution, with Open AI advanced natural language processing capabilities. Throughout the session, participants will discover how this synergy empowers testers to automate repetitive tasks, enhance testing accuracy, and expedite the software testing life cycle. Topics covered include the seamless integration process, practical use cases, and the benefits of harnessing AI-driven automation for UiPath testing initiatives. By attending this webinar, testers, and automation professionals can gain valuable insights into harnessing the power of AI to optimize their test automation workflows within the UiPath ecosystem, ultimately driving efficiency and quality in software development processes. What will you get from this session? 1. Insights into integrating generative AI. 2. Understanding how this integration enhances test automation within the UiPath platform 3. Practical demonstrations 4. Exploration of real-world use cases illustrating the benefits of AI-driven test automation for UiPath Topics covered: What is generative AI Test Automation with generative AI and Open AI. UiPath integration with generative AI Speaker: Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP

Video Streaming: Then, Now, and in the Future

Alpen-Adria-Universität

In his public lecture, Christian Timmerer provides insights into the fascinating history of video streaming, starting from its humble beginnings before YouTube to the groundbreaking technologies that now dominate platforms like Netflix and ORF ON. Timmerer also presents provocative contributions of his own that have significantly influenced the industry. He concludes by looking at future challenges and invites the audience to join in a discussion.

Choosing The Best AWS Service For Your Website + API.pptx

Brandon Minnick, MBA

Have you ever been confused by the myriad of choices offered by AWS for hosting a website or an API? Lambda, Elastic Beanstalk, Lightsail, Amplify, S3 (and more!) can each host websites + APIs. But which one should we choose? Which one is cheapest? Which one is fastest? Which one will scale to meet our needs? Join me in this session as we dive into each AWS hosting service to determine which one is best for your scenario and explain why!

Mariano G Tinti - Decoding SpaceX

Mariano Tinti

Climate Impact of Software Testing at Nordic Testing Days

Kari Kakkonen

My slides at Nordic Testing Days 6.6.2024 Climate impact / sustainability of software testing discussed on the talk. ICT and testing must carry their part of global responsibility to help with the climat warming. We can minimize the carbon footprint but we can also have a carbon handprint, a positive impact on the climate. Quality characteristics can be added with sustainability, and then measured continuously. Test environments can be used less, and in smaller scale and on demand. Test techniques can be used in optimizing or minimizing number of tests. Test automation can be used to speed up testing.

HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU

panagenda

Webinar Recording: https://www.panagenda.com/webinars/hcl-notes-und-domino-lizenzkostenreduzierung-in-der-welt-von-dlau/ DLAU und die Lizenzen nach dem CCB- und CCX-Modell sind für viele in der HCL-Community seit letztem Jahr ein heißes Thema. Als Notes- oder Domino-Kunde haben Sie vielleicht mit unerwartet hohen Benutzerzahlen und Lizenzgebühren zu kämpfen. Sie fragen sich vielleicht, wie diese neue Art der Lizenzierung funktioniert und welchen Nutzen sie Ihnen bringt. Vor allem wollen Sie sicherlich Ihr Budget einhalten und Kosten sparen, wo immer möglich. Das verstehen wir und wir möchten Ihnen dabei helfen! Wir erklären Ihnen, wie Sie häufige Konfigurationsprobleme lösen können, die dazu führen können, dass mehr Benutzer gezählt werden als nötig, und wie Sie überflüssige oder ungenutzte Konten identifizieren und entfernen können, um Geld zu sparen. Es gibt auch einige Ansätze, die zu unnötigen Ausgaben führen können, z. B. wenn ein Personendokument anstelle eines Mail-Ins für geteilte Mailboxen verwendet wird. Wir zeigen Ihnen solche Fälle und deren Lösungen. Und natürlich erklären wir Ihnen das neue Lizenzmodell. Nehmen Sie an diesem Webinar teil, bei dem HCL-Ambassador Marc Thomas und Gastredner Franz Walder Ihnen diese neue Welt näherbringen. Es vermittelt Ihnen die Tools und das Know-how, um den Überblick zu bewahren. Sie werden in der Lage sein, Ihre Kosten durch eine optimierte Domino-Konfiguration zu reduzieren und auch in Zukunft gering zu halten. Diese Themen werden behandelt - Reduzierung der Lizenzkosten durch Auffinden und Beheben von Fehlkonfigurationen und überflüssigen Konten - Wie funktionieren CCB- und CCX-Lizenzen wirklich? - Verstehen des DLAU-Tools und wie man es am besten nutzt - Tipps für häufige Problembereiche, wie z. B. Team-Postfächer, Funktions-/Testbenutzer usw. - Praxisbeispiele und Best Practices zum sofortigen Umsetzen

Infrastructure Challenges in Scaling RAG with Custom AI models

Zilliz

Building Retrieval-Augmented Generation (RAG) systems with open-source and custom AI models is a complex task. This talk explores the challenges in productionizing RAG systems, including retrieval performance, response synthesis, and evaluation. We’ll discuss how to leverage open-source models like text embeddings, language models, and custom fine-tuned models to enhance RAG performance. Additionally, we’ll cover how BentoML can help orchestrate and scale these AI components efficiently, ensuring seamless deployment and management of RAG systems in the cloud.

AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf

Techgropse Pvt.Ltd.

In this blog post, we'll delve into the intersection of AI and app development in Saudi Arabia, focusing on the food delivery sector. We'll explore how AI is revolutionizing the way Saudi consumers order food, how restaurants manage their operations, and how delivery partners navigate the bustling streets of cities like Riyadh, Jeddah, and Dammam. Through real-world case studies, we'll showcase how leading Saudi food delivery apps are leveraging AI to redefine convenience, personalization, and efficiency.

Full-RAG: A modern architecture for hyper-personalization

Zilliz

Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.

Recently uploaded (20)

GenAI Pilot Implementation in the organizations

Essentials of Automations: The Art of Triggers and Actions in FME

20240605 QFM017 Machine Intelligence Reading List May 2024

Uni Systems Copilot event_05062024_C.Vlachos.pdf

Driving Business Innovation: Latest Generative AI Advancements & Success Story

20240607 QFM018 Elixir Reading List May 2024

Monitoring and Managing Anomaly Detection on OpenShift.pdf

Ocean lotus Threat actors project by John Sitima 2024 (1).pptx

Artificial Intelligence for XMLDevelopment

Mind map of terminologies used in context of Generative AI

“I’m still / I’m still / Chaining from the Block”

UiPath Test Automation using UiPath Test Suite series, part 6

Video Streaming: Then, Now, and in the Future

Choosing The Best AWS Service For Your Website + API.pptx

Mariano G Tinti - Decoding SpaceX

Climate Impact of Software Testing at Nordic Testing Days

HCL Notes und Domino Lizenzkostenreduzierung in der Welt von DLAU

Infrastructure Challenges in Scaling RAG with Custom AI models

AI-Powered Food Delivery Transforming App Development in Saudi Arabia.pdf

Full-RAG: A modern architecture for hyper-personalization

Data trustworthiness at the edge

1. Information Classification: General CONTRIBUTE. COLLABORATE. COMMERCIALIZE. December 8-10 | Virtual Event

2. Information Classification: General December 8-10 | Virtual Event Data Trustworthiness at the Edge Manuel Offenberg Managing Technologist Seagate #RISCVSUMMIT

3. Information Classification: General Edge Data Challenges 1 Significant growth in data driven autonomous decision-making 2 Billions of sensors, IoT devices, and end-points to generate data for machine learning training and inference 3 Many of these endpoints have weak or no security, increasing risk of unauthorized data manipulation

4. Information Classification: General Trusted Endpoint • Identity attestation • Firmware and run-time attestation • Secure isolation of critical functionality • Origin attestation with data fingerprinting Assurance • Immutable and verifiable object storage framework • Fingerprints for content and metadata integrity and origin Notarization • Ledger to record content manifest identifiers • Immutable relative ordering of events Mobilization • Devices and applications have cryptographic identities • Only provisioned member devices within the domain • Verifiable provenance of data objects based on crypto identity Chain of Custody for Data

5. Information Classification: General Concept Use Case Cloud Mobile Device Edge Data Storage Data Manifest Data offload/storage, manifest validation Data manifest transfers RISC-V with secure enclave(s) as Root of Trust Endpoint Provisioning Notary Storage MFA Device Device identity provisioning

6. Information Classification: General Building Blocks • DJI Matrice 100 • HiFive Unleashed • Keystone Enclave • Yubico Yubikey Endpoint Services • Lightweight object storage • Verified data transfers • Device provisioning • Data movement • Secure data logging Trusted Endpoint

7. Information Classification: General Keystone: Open-Source Enclave Framework for RISC-V • Trusted run-time for applications • Isolation of sensitive data & functionality Enclaves and Root of Trust D. Lee et al., “Keystone: An Open Framework for Architecting Trusted Execution Environments” https://doi.org/10.1145/3342195.3387532

8. Information Classification: General Enclaves and Root of Trust Keystone: Open-Source Enclave Framework for RISC-V • Trusted run-time for applications • Isolation of sensitive data & functionality • Uses Cases: • Device/endpoint attestation • Secure endpoint services, e.g., data fingerprinting, key management

9. Information Classification: General Root of Trust • Platform integrity • Self and system, e.g., Keystone SM • Secrets storage and crypto operations • Cryptographic identity • E.g., Trusted Computing Group’s DICE (Device Identifier Composition Engine) Enclaves and Root of Trust Keystone: Open-Source Enclave Framework for RISC-V • Trusted run-time for applications • Isolation of sensitive data & functionality • Uses Cases: • Device/endpoint attestation • Secure endpoint services, e.g., data fingerprinting, key management

10. Information Classification: General OpenTitan is the first open source project building a transparent, high-quality reference design for silicon root of trust (RoT) chips. Firmware Instruction Set Architecture SoC Architecture Digital IP (RTL) Foundry IP Protocols Physical Design Kit Chip Fabrication Chip Packaging PCB Interface PCB Design (Sch & Layout) APIS RTL Verification Analog IP Firmware Instruction Set Architecture SoC Architecture Digital IP (RTL) Foundry IP Protocols Physical Design Kit Chip Fabrication Chip Packaging PCB Interface PCB Design (Sch & Layout) APIS RTL Verification Analog IP Traditional RoT OpenTitan Software Silicon Integration Proprietary Open

11. Information Classification: General Root of Trust Prototype Seagate evaluation platform for endpoint storage • Trenz TE0841 - Xilinx Kintex UltraScale XCKU035 • USB 3.x host interface Ported OpenTitan to TE0841 • Added peripheral proprietary IP blocks • Added placeholder IP as needed Firmware/software • Secure boot and secure updates • Device identity and attestation • Advanced features, e.g., HSM What’s next • Maturation of OpenTitan • Attestation protocol enhancements • Integrated IP for custom SoCs

12. Information Classification: General Summary manuel.offenberg@seagate.com 1 2 3 RISC-V and Keystone Enclaves to secure data during creation and movement OpenTitan provides another layer of trust Endpoint security is key to overall data integrity and trustworthiness

13. Information Classification: General December 8-10 | Virtual Event Thank you for joining us. Contribute to the RISC-V conversation on social! #RISCVSUMMIT @risc_v

Data trustworthiness at the edge

Recommended

Recommended

More Related Content

What's hot

What's hot (20)

Similar to Data trustworthiness at the edge

Similar to Data trustworthiness at the edge (20)

More from RISC-V International

More from RISC-V International (15)

Recently uploaded

Recently uploaded (20)

Data trustworthiness at the edge