SlideShare a Scribd company logo
Information Classification: General
CONTRIBUTE.
COLLABORATE.
COMMERCIALIZE.
December 8-10 | Virtual Event
Information Classification: General
December 8-10 | Virtual Event
Building an Open Control Stack for Quantum Computers
using RISC-V Ecosystem
Anastasiia Butko
Research Scientist
Lawrence Berkeley National Laboratory
#RISCVSUMMIT
Information Classification: General
Quantum Computers
Introduction
Information Classification: General
QUANTUM COMPUTER VS. ACCELERATOR
Information Classification: General
INACCURACY OF TERMINOLOGY
Quantum computer ≠ Quantum Processing Unit (QPU)
Information Classification: General
QUANTUM SYSTEM
Quantum computer ≠ Quantum Processing Unit
Quantum computer = Quantum Processing Unit + Control Hardware
User
Quantum Processing Unit
Cryogenic Control Architecture for Large-Scale Quantum Computing, J. M. Hornibrook et al., Phys. Rev. Applied 3, 024010,
(2015)
Information Classification: General
Abstraction Levels
Main concepts in quantum computing
Information Classification: General
• have been an active area of study long before any physical implementation of
quantum computers became available
• recent research and development bring the awareness of hardware to the high levels
(NISQ applications), but abstraction and modularity is crucial for scalability
ABSTRACTION LEVELS
Awareness across the Stack
Information Classification: General
• have been an active area of study long before any physical implementation of
quantum computers became available
• recent research and development bring the awareness of hardware to the high levels
(NISQ applications), but abstraction and modularity is crucial for scalability
ABSTRACTION LEVELS
Awareness across the Stack
• operate at the level of physical pulses with very limited or no notion about software
Information Classification: General
ABSTRACTION LEVELS
Awareness across the Stack
• Bridging the gap in between the theory and practice
Information Classification: General
System Architecture
How is it done today and why it is NOT going to work in the future
Information Classification: General
CONTROL UNIT
Software vs. Hardware Implementation
Software Control
• Everything in one place
• Easier to implement and modify
• NISQ experiments
• Long latency
• Limited bandwidth
• Limited flexibility (bit granularity)
• Poor scalability
S e q u e n c e
B a n d w i d t h
L a t e n c y 1 L a t e n c y 2
M E M
✅
✅
✅
❌
❌
❌
❌
L O A D
Information Classification: General
Q A S M
L a t e n c y 1 L a t e n c y 2
M E M
Hardware Control
• Reduced latency
• Fast feedback
• Extended functionality in-place
• Potential scalability
• Separation of concepts
• Beyond-NISQ
• Requires specialized solution
• Harder to implement and modify
• Requires commercial support
❌
❌
✅
✅
✅
✅
✅
✅
CONTROL UNIT
Software vs. Hardware Implementation
❌
Information Classification: General
• Quantum Instruction Set Architecture (QUASAR)
• extension to RISC-V ISA (open-source, modular, active community, eco-system)
• supports quantum operations, timing control, etc.
• transparent, adaptable, open
• New tools in hardware design and evaluation
• high-level HDL (Chisel)
• modular and parametrizable modules
Requires specialized solution
Harder to implement and modify
HARDWARE APPROACH
Building an efficient software-hardware interface
✅
✅
Information Classification: General
RISC-V for Quantum
How we build and evaluate quantum control stack using RISC-V eco-system
Information Classification: General
QUASAR Extensions
Different approaches
• Greenfield extension approach
• Tightly integrated with the processor micro-architecture
• High-level of customization
• May cause conflicts with other extensions
• Requires compiler extension
• RoCC co-processor adaptation
• Existing software support
• Modular approach easily interactable into a big system
• Lower-level of customization and flexibility
P r o c e s s o r
C o r e
L 1 I L 1 D
R I S C - V R o c k e t R o C C
m r q
m r s
c m d
r e s p
b u s y
Q U A S A R
D E C
W B
M E M
Q I
T S R
M S R
Q
P
U
Information Classification: General
QUASAR Extensions
Different approaches
• Greenfield extension approach
• Tightly integrated with the processor micro-architecture
• High-level of customization
• May cause conflicts with other extensions
• Requires compiler extension
• RoCC co-processor adaptation
• Existing software support
• Modular approach easily interactable into a big system
• Lower-level of customization and flexibility
P r o c e s s o r
C o r e
L 1 I L 1 D
R I S C - V R o c k e t R o C C
m r q
m r s
c m d
r e s p
b u s y
Q U A S A R
D E C
W B
M E M
Q I
T S R
M S R
Q
P
U
• Quantum ISA Spec evaluation
• Metrics and methodology
• Comparison against existing solutions
• Scalability and performance projections
Understanding Quantum Control Processor Capabilities and Limitations through Circuit
Characterization, A. BUTKO et al., IEEE International Conference on Rebooting Computing
(ICRC), December 2020
https://arxiv.org/abs/1909.11719
Information Classification: General
System Architecture Implementation
From core to system architecture
• Using Freedom Platform (SiFive) for system integration on VC707 FPGA
Information Classification: General
• Using Freedom Platform (SiFive) for system integration on VC707 FPGA
• Run Linux
• Remote communication
• Periphery support
• Security
System Architecture Implementation
From core to system architecture
Information Classification: General
• Using Freedom Platform (SiFive) for system integration on VC707 FPGA
• RoCC Interface
• Pulse Library Table (PLT)
• Additional functionalities
(loading Waveform Memory
for calibration, readout post-
processing )
System Architecture Implementation
From core to system architecture
Information Classification: General
• Using Freedom Platform (SiFive) for system integration on VC707 FPGA
• Analog backend
• Phase manipulation
• Fast readout
• Timing control
System Architecture Implementation
From core to system architecture
Information Classification: General
High-level circuit
QUASAR library
Linux OS
int main() {
qReset(); //reset hardware resources to ZERO
x90i(1); //apply the X90 immediate gate on qubit 1
tsi(5); //advances the time stamp on 5 cycles
y90i(0); //apply the Y90 immediate gate on qubit 0
return 0;
}
#define XCUSTOM_ACC 0
#define q_DO_X90 1
#define x90i(qid) 
ROCC_INSTRUCTION_0_R_R(XCUSTOM_ACC, qid, 0, q_DO_X90);
Software Stack
From high-level circuit description to Linux executable
Control Pulses generated by
the Analog Backend
Information Classification: General
FUTURE WORK
• How scalable are our approaches?
• QUASAR supports up to 512 qubits
• Quantum vector extension (qV) to express single-instruction multiple-qubits multiple-gates parallelism
• Multiple QUASAR co-processors, multiple FPGAs
• Bit manipulation for error-correction code
• Cool technologies
• Cryo-CMOS: energy dissipation, noise
• Superconducting: how the micro-architecture will change?
… and much more
Information Classification: General
Advanced Quantum Testbed @ LBNL
Superconducting Quantum Processors at the Entanglement Frontier
1 mW Dilution fridge Cold stage
Commercial
Control
LBNL/ATAP
Control
3D Integrated Quantum Processor
Units (QPU)
Team: LBNL, UC Berkeley,
Bleximo, MIT-LL
Information Classification: General
December 8-10 | Virtual Event
Thank you for joining us.
Contribute to the RISC-V conversation on social!
#RISCVSUMMIT @risc_v

More Related Content

What's hot

The TCP/IP Stack in the Linux Kernel
The TCP/IP Stack in the Linux KernelThe TCP/IP Stack in the Linux Kernel
The TCP/IP Stack in the Linux Kernel
Divye Kapoor
 
Project ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementationProject ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementation
Geoffroy Van Cutsem
 
Andes open cl for RISC-V
Andes open cl for RISC-VAndes open cl for RISC-V
Andes open cl for RISC-V
RISC-V International
 
BPF Hardware Offload Deep Dive
BPF Hardware Offload Deep DiveBPF Hardware Offload Deep Dive
BPF Hardware Offload Deep Dive
Netronome
 
DPDK & Layer 4 Packet Processing
DPDK & Layer 4 Packet ProcessingDPDK & Layer 4 Packet Processing
DPDK & Layer 4 Packet Processing
Michelle Holley
 
Implementation & Comparison Of Rdma Over Ethernet
Implementation & Comparison Of Rdma Over EthernetImplementation & Comparison Of Rdma Over Ethernet
Implementation & Comparison Of Rdma Over Ethernet
James Wernicke
 
Project ACRN Device Model architecture introduction
Project ACRN Device Model architecture introductionProject ACRN Device Model architecture introduction
Project ACRN Device Model architecture introduction
Project ACRN
 
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware WebinarAn Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
AMD Developer Central
 
BPF - in-kernel virtual machine
BPF - in-kernel virtual machineBPF - in-kernel virtual machine
BPF - in-kernel virtual machine
Alexei Starovoitov
 
It's Time to ROCm!
It's Time to ROCm!It's Time to ROCm!
It's Time to ROCm!
inside-BigData.com
 
Chips alliance omni xtend overview
Chips alliance omni xtend overviewChips alliance omni xtend overview
Chips alliance omni xtend overview
RISC-V International
 
Andes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dvAndes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dv
RISC-V International
 
Memory Forensics in AWS
Memory Forensics in AWSMemory Forensics in AWS
Memory Forensics in AWS
MarcVilanova1
 
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AIArm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
inside-BigData.com
 
Linux I2C
Linux I2CLinux I2C
Linux I2C
KaidenYu
 
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Deepak Shankar
 
Linux Programming
Linux ProgrammingLinux Programming
Evaluating GPU programming Models for the LUMI Supercomputer
Evaluating GPU programming Models for the LUMI SupercomputerEvaluating GPU programming Models for the LUMI Supercomputer
Evaluating GPU programming Models for the LUMI Supercomputer
George Markomanolis
 

What's hot (20)

The TCP/IP Stack in the Linux Kernel
The TCP/IP Stack in the Linux KernelThe TCP/IP Stack in the Linux Kernel
The TCP/IP Stack in the Linux Kernel
 
Project ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementationProject ACRN: SR-IOV implementation
Project ACRN: SR-IOV implementation
 
Andes open cl for RISC-V
Andes open cl for RISC-VAndes open cl for RISC-V
Andes open cl for RISC-V
 
BPF Hardware Offload Deep Dive
BPF Hardware Offload Deep DiveBPF Hardware Offload Deep Dive
BPF Hardware Offload Deep Dive
 
DPDK & Layer 4 Packet Processing
DPDK & Layer 4 Packet ProcessingDPDK & Layer 4 Packet Processing
DPDK & Layer 4 Packet Processing
 
Implementation & Comparison Of Rdma Over Ethernet
Implementation & Comparison Of Rdma Over EthernetImplementation & Comparison Of Rdma Over Ethernet
Implementation & Comparison Of Rdma Over Ethernet
 
Project ACRN Device Model architecture introduction
Project ACRN Device Model architecture introductionProject ACRN Device Model architecture introduction
Project ACRN Device Model architecture introduction
 
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware WebinarAn Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
An Introduction to OpenCL™ Programming with AMD GPUs - AMD & Acceleware Webinar
 
BPF - in-kernel virtual machine
BPF - in-kernel virtual machineBPF - in-kernel virtual machine
BPF - in-kernel virtual machine
 
It's Time to ROCm!
It's Time to ROCm!It's Time to ROCm!
It's Time to ROCm!
 
Chips alliance omni xtend overview
Chips alliance omni xtend overviewChips alliance omni xtend overview
Chips alliance omni xtend overview
 
Cuda Architecture
Cuda ArchitectureCuda Architecture
Cuda Architecture
 
Andes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dvAndes enhancing verification coverage for risc v vector extension using riscv-dv
Andes enhancing verification coverage for risc v vector extension using riscv-dv
 
Memory Forensics in AWS
Memory Forensics in AWSMemory Forensics in AWS
Memory Forensics in AWS
 
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AIArm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
Arm A64fx and Post-K: Game-Changing CPU & Supercomputer for HPC, Big Data, & AI
 
Linux I2C
Linux I2CLinux I2C
Linux I2C
 
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
Compare Performance-power of Arm Cortex vs RISC-V for AI applications_oct_2021
 
Basic Linux Internals
Basic Linux InternalsBasic Linux Internals
Basic Linux Internals
 
Linux Programming
Linux ProgrammingLinux Programming
Linux Programming
 
Evaluating GPU programming Models for the LUMI Supercomputer
Evaluating GPU programming Models for the LUMI SupercomputerEvaluating GPU programming Models for the LUMI Supercomputer
Evaluating GPU programming Models for the LUMI Supercomputer
 

Similar to Building an open control stack for quantum computers using RISC-V ecosystems

Introduction to SDN
Introduction to SDNIntroduction to SDN
Introduction to SDN
Muhammad Moinur Rahman
 
SDN Security Talk - (ISC)2_3
SDN Security Talk - (ISC)2_3SDN Security Talk - (ISC)2_3
SDN Security Talk - (ISC)2_3Wen-Pai Lu
 
Midokura OpenStack Meetup Taipei
Midokura OpenStack Meetup TaipeiMidokura OpenStack Meetup Taipei
Midokura OpenStack Meetup Taipei
Dan Mihai Dumitriu
 
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
OpenStack Korea Community
 
OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017
Radisys Corporation
 
The Challenges of SDN/OpenFlow in an Operational and Large-scale Network
The Challenges of SDN/OpenFlow in an Operational and Large-scale NetworkThe Challenges of SDN/OpenFlow in an Operational and Large-scale Network
The Challenges of SDN/OpenFlow in an Operational and Large-scale Network
Open Networking Summits
 
Introduction to SDN and NFV
Introduction to SDN and NFVIntroduction to SDN and NFV
Introduction to SDN and NFV
CoreStack
 
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
Radisys Corporation
 
Introductionto SDN
Introductionto SDN Introductionto SDN
Introductionto SDN
Md. Shariful Islam Robin
 
Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)
Bangladesh Network Operators Group
 
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
Christian Esteve Rothenberg
 
SDN, ONOS, and Network Virtualization
SDN, ONOS, and Network VirtualizationSDN, ONOS, and Network Virtualization
SDN, ONOS, and Network Virtualization
sangyun han
 
SDN and NFV
SDN and NFVSDN and NFV
SDN and NFV
Richard Kuo
 
Security defined routing_cybergamut_v1_1
Security defined routing_cybergamut_v1_1Security defined routing_cybergamut_v1_1
Security defined routing_cybergamut_v1_1
Joel W. King
 
DTS Solution - Software Defined Security v1.0
DTS Solution - Software Defined Security v1.0DTS Solution - Software Defined Security v1.0
DTS Solution - Software Defined Security v1.0Shah Sheikh
 
PETRUCCI_Andrea_Research_Projects_and_Publications
PETRUCCI_Andrea_Research_Projects_and_PublicationsPETRUCCI_Andrea_Research_Projects_and_Publications
PETRUCCI_Andrea_Research_Projects_and_PublicationsAndrea PETRUCCI
 
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
APNIC
 
Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)
Bangladesh Network Operators Group
 
Challenges in positioning open stack for nf-vi_ are we biting off more than w...
Challenges in positioning open stack for nf-vi_ are we biting off more than w...Challenges in positioning open stack for nf-vi_ are we biting off more than w...
Challenges in positioning open stack for nf-vi_ are we biting off more than w...
OPNFV
 
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
Sadique Puthen
 

Similar to Building an open control stack for quantum computers using RISC-V ecosystems (20)

Introduction to SDN
Introduction to SDNIntroduction to SDN
Introduction to SDN
 
SDN Security Talk - (ISC)2_3
SDN Security Talk - (ISC)2_3SDN Security Talk - (ISC)2_3
SDN Security Talk - (ISC)2_3
 
Midokura OpenStack Meetup Taipei
Midokura OpenStack Meetup TaipeiMidokura OpenStack Meetup Taipei
Midokura OpenStack Meetup Taipei
 
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
[OpenStack Day in Korea 2015] Track 3-6 - Archiectural Overview of the Open S...
 
OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017OCP Telco Engineering Workshop at BCE2017
OCP Telco Engineering Workshop at BCE2017
 
The Challenges of SDN/OpenFlow in an Operational and Large-scale Network
The Challenges of SDN/OpenFlow in an Operational and Large-scale NetworkThe Challenges of SDN/OpenFlow in an Operational and Large-scale Network
The Challenges of SDN/OpenFlow in an Operational and Large-scale Network
 
Introduction to SDN and NFV
Introduction to SDN and NFVIntroduction to SDN and NFV
Introduction to SDN and NFV
 
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
Radisys/Wind River: The Telcom Cloud - Deployment Strategies: SDN/NFV and Vir...
 
Introductionto SDN
Introductionto SDN Introductionto SDN
Introductionto SDN
 
Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)
 
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
IEEE HPSR 2017 Keynote: Softwarized Dataplanes and the P^3 trade-offs: Progra...
 
SDN, ONOS, and Network Virtualization
SDN, ONOS, and Network VirtualizationSDN, ONOS, and Network Virtualization
SDN, ONOS, and Network Virtualization
 
SDN and NFV
SDN and NFVSDN and NFV
SDN and NFV
 
Security defined routing_cybergamut_v1_1
Security defined routing_cybergamut_v1_1Security defined routing_cybergamut_v1_1
Security defined routing_cybergamut_v1_1
 
DTS Solution - Software Defined Security v1.0
DTS Solution - Software Defined Security v1.0DTS Solution - Software Defined Security v1.0
DTS Solution - Software Defined Security v1.0
 
PETRUCCI_Andrea_Research_Projects_and_Publications
PETRUCCI_Andrea_Research_Projects_and_PublicationsPETRUCCI_Andrea_Research_Projects_and_Publications
PETRUCCI_Andrea_Research_Projects_and_Publications
 
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
Introduction to Software Defined Networking (SDN) presentation by Warren Finc...
 
Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)Introduction to Software Defined Networking (SDN)
Introduction to Software Defined Networking (SDN)
 
Challenges in positioning open stack for nf-vi_ are we biting off more than w...
Challenges in positioning open stack for nf-vi_ are we biting off more than w...Challenges in positioning open stack for nf-vi_ are we biting off more than w...
Challenges in positioning open stack for nf-vi_ are we biting off more than w...
 
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
Challenges in Positioning OpenStack for NFVi: Are We Biting Off More Than We ...
 

More from RISC-V International

WD RISC-V inliner work effort
WD RISC-V inliner work effortWD RISC-V inliner work effort
WD RISC-V inliner work effort
RISC-V International
 
RISC-V Zce Extension
RISC-V Zce ExtensionRISC-V Zce Extension
RISC-V Zce Extension
RISC-V International
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
RISC-V International
 
London Open Source Meetup for RISC-V
London Open Source Meetup for RISC-VLondon Open Source Meetup for RISC-V
London Open Source Meetup for RISC-V
RISC-V International
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
RISC-V International
 
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion   boosting RISC-V with an efficient and os transparent memory comp...Ziptillion   boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
RISC-V International
 
Static partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-VStatic partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-V
RISC-V International
 
Standardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-VStandardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-V
RISC-V International
 
Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
RISC-V International
 
Security and functional safety
Security and functional safetySecurity and functional safety
Security and functional safety
RISC-V International
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
RISC-V International
 
RISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor FamilyRISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V International
 
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V International
 
RISC-V 30908 patra
RISC-V 30908 patraRISC-V 30908 patra
RISC-V 30908 patra
RISC-V International
 
RISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentorRISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentor
RISC-V International
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
RISC-V International
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V International
 
RISC-V software state of the union
RISC-V software state of the unionRISC-V software state of the union
RISC-V software state of the union
RISC-V International
 
Ripes tracking computer architecture throught visual and interactive simula...
Ripes   tracking computer architecture throught visual and interactive simula...Ripes   tracking computer architecture throught visual and interactive simula...
Ripes tracking computer architecture throught visual and interactive simula...
RISC-V International
 
Porting tock to open titan
Porting tock to open titanPorting tock to open titan
Porting tock to open titan
RISC-V International
 

More from RISC-V International (20)

WD RISC-V inliner work effort
WD RISC-V inliner work effortWD RISC-V inliner work effort
WD RISC-V inliner work effort
 
RISC-V Zce Extension
RISC-V Zce ExtensionRISC-V Zce Extension
RISC-V Zce Extension
 
RISC-V Online Tutor
RISC-V Online TutorRISC-V Online Tutor
RISC-V Online Tutor
 
London Open Source Meetup for RISC-V
London Open Source Meetup for RISC-VLondon Open Source Meetup for RISC-V
London Open Source Meetup for RISC-V
 
RISC-V Introduction
RISC-V IntroductionRISC-V Introduction
RISC-V Introduction
 
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion   boosting RISC-V with an efficient and os transparent memory comp...Ziptillion   boosting RISC-V with an efficient and os transparent memory comp...
Ziptillion boosting RISC-V with an efficient and os transparent memory comp...
 
Static partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-VStatic partitioning virtualization on RISC-V
Static partitioning virtualization on RISC-V
 
Standardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-VStandardizing the tee with global platform and RISC-V
Standardizing the tee with global platform and RISC-V
 
Semi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V coresSemi dynamics high bandwidth vector capable RISC-V cores
Semi dynamics high bandwidth vector capable RISC-V cores
 
Security and functional safety
Security and functional safetySecurity and functional safety
Security and functional safety
 
Reverse Engineering of Rocket Chip
Reverse Engineering of Rocket ChipReverse Engineering of Rocket Chip
Reverse Engineering of Rocket Chip
 
RISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor FamilyRISC-V NOEL-V - A new high performance RISC-V Processor Family
RISC-V NOEL-V - A new high performance RISC-V Processor Family
 
RISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_genRISC-V 30910 kassem_ summit 2020 - so_c_gen
RISC-V 30910 kassem_ summit 2020 - so_c_gen
 
RISC-V 30908 patra
RISC-V 30908 patraRISC-V 30908 patra
RISC-V 30908 patra
 
RISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentorRISC-V 30907 summit 2020 joint picocom_mentor
RISC-V 30907 summit 2020 joint picocom_mentor
 
RISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmwareRISC-V 30906 hex five multi_zone iot firmware
RISC-V 30906 hex five multi_zone iot firmware
 
RISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notesRISC-V 30946 manuel_offenberg_v3_notes
RISC-V 30946 manuel_offenberg_v3_notes
 
RISC-V software state of the union
RISC-V software state of the unionRISC-V software state of the union
RISC-V software state of the union
 
Ripes tracking computer architecture throught visual and interactive simula...
Ripes   tracking computer architecture throught visual and interactive simula...Ripes   tracking computer architecture throught visual and interactive simula...
Ripes tracking computer architecture throught visual and interactive simula...
 
Porting tock to open titan
Porting tock to open titanPorting tock to open titan
Porting tock to open titan
 

Recently uploaded

To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
Paul Groth
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
Product School
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
Product School
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
UiPathCommunity
 
Assuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyesAssuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyes
ThousandEyes
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Tobias Schneck
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
Safe Software
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
Thijs Feryn
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...
Product School
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Product School
 
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Jeffrey Haguewood
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
Cheryl Hung
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
DianaGray10
 
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Inflectra
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
BookNet Canada
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
KatiaHIMEUR1
 

Recently uploaded (20)

To Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMsTo Graph or Not to Graph Knowledge Graph Architectures and LLMs
To Graph or Not to Graph Knowledge Graph Architectures and LLMs
 
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
AI for Every Business: Unlocking Your Product's Universal Potential by VP of ...
 
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
From Daily Decisions to Bottom Line: Connecting Product Work to Revenue by VP...
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...
 
Assuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyesAssuring Contact Center Experiences for Your Customers With ThousandEyes
Assuring Contact Center Experiences for Your Customers With ThousandEyes
 
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024
 
Essentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with ParametersEssentials of Automations: Optimizing FME Workflows with Parameters
Essentials of Automations: Optimizing FME Workflows with Parameters
 
Accelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish CachingAccelerate your Kubernetes clusters with Varnish Caching
Accelerate your Kubernetes clusters with Varnish Caching
 
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdfFIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
FIDO Alliance Osaka Seminar: Passkeys and the Road Ahead.pdf
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...How world-class product teams are winning in the AI era by CEO and Founder, P...
How world-class product teams are winning in the AI era by CEO and Founder, P...
 
Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...Designing Great Products: The Power of Design and Leadership by Chief Designe...
Designing Great Products: The Power of Design and Leadership by Chief Designe...
 
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...
 
Key Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdfKey Trends Shaping the Future of Infrastructure.pdf
Key Trends Shaping the Future of Infrastructure.pdf
 
UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3UiPath Test Automation using UiPath Test Suite series, part 3
UiPath Test Automation using UiPath Test Suite series, part 3
 
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualitySoftware Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered Quality
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
 
Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !Securing your Kubernetes cluster_ a step-by-step guide to success !
Securing your Kubernetes cluster_ a step-by-step guide to success !
 

Building an open control stack for quantum computers using RISC-V ecosystems

  • 2. Information Classification: General December 8-10 | Virtual Event Building an Open Control Stack for Quantum Computers using RISC-V Ecosystem Anastasiia Butko Research Scientist Lawrence Berkeley National Laboratory #RISCVSUMMIT
  • 5. Information Classification: General INACCURACY OF TERMINOLOGY Quantum computer ≠ Quantum Processing Unit (QPU)
  • 6. Information Classification: General QUANTUM SYSTEM Quantum computer ≠ Quantum Processing Unit Quantum computer = Quantum Processing Unit + Control Hardware User Quantum Processing Unit Cryogenic Control Architecture for Large-Scale Quantum Computing, J. M. Hornibrook et al., Phys. Rev. Applied 3, 024010, (2015)
  • 7. Information Classification: General Abstraction Levels Main concepts in quantum computing
  • 8. Information Classification: General • have been an active area of study long before any physical implementation of quantum computers became available • recent research and development bring the awareness of hardware to the high levels (NISQ applications), but abstraction and modularity is crucial for scalability ABSTRACTION LEVELS Awareness across the Stack
  • 9. Information Classification: General • have been an active area of study long before any physical implementation of quantum computers became available • recent research and development bring the awareness of hardware to the high levels (NISQ applications), but abstraction and modularity is crucial for scalability ABSTRACTION LEVELS Awareness across the Stack • operate at the level of physical pulses with very limited or no notion about software
  • 10. Information Classification: General ABSTRACTION LEVELS Awareness across the Stack • Bridging the gap in between the theory and practice
  • 11. Information Classification: General System Architecture How is it done today and why it is NOT going to work in the future
  • 12. Information Classification: General CONTROL UNIT Software vs. Hardware Implementation Software Control • Everything in one place • Easier to implement and modify • NISQ experiments • Long latency • Limited bandwidth • Limited flexibility (bit granularity) • Poor scalability S e q u e n c e B a n d w i d t h L a t e n c y 1 L a t e n c y 2 M E M ✅ ✅ ✅ ❌ ❌ ❌ ❌ L O A D
  • 13. Information Classification: General Q A S M L a t e n c y 1 L a t e n c y 2 M E M Hardware Control • Reduced latency • Fast feedback • Extended functionality in-place • Potential scalability • Separation of concepts • Beyond-NISQ • Requires specialized solution • Harder to implement and modify • Requires commercial support ❌ ❌ ✅ ✅ ✅ ✅ ✅ ✅ CONTROL UNIT Software vs. Hardware Implementation ❌
  • 14. Information Classification: General • Quantum Instruction Set Architecture (QUASAR) • extension to RISC-V ISA (open-source, modular, active community, eco-system) • supports quantum operations, timing control, etc. • transparent, adaptable, open • New tools in hardware design and evaluation • high-level HDL (Chisel) • modular and parametrizable modules Requires specialized solution Harder to implement and modify HARDWARE APPROACH Building an efficient software-hardware interface ✅ ✅
  • 15. Information Classification: General RISC-V for Quantum How we build and evaluate quantum control stack using RISC-V eco-system
  • 16. Information Classification: General QUASAR Extensions Different approaches • Greenfield extension approach • Tightly integrated with the processor micro-architecture • High-level of customization • May cause conflicts with other extensions • Requires compiler extension • RoCC co-processor adaptation • Existing software support • Modular approach easily interactable into a big system • Lower-level of customization and flexibility P r o c e s s o r C o r e L 1 I L 1 D R I S C - V R o c k e t R o C C m r q m r s c m d r e s p b u s y Q U A S A R D E C W B M E M Q I T S R M S R Q P U
  • 17. Information Classification: General QUASAR Extensions Different approaches • Greenfield extension approach • Tightly integrated with the processor micro-architecture • High-level of customization • May cause conflicts with other extensions • Requires compiler extension • RoCC co-processor adaptation • Existing software support • Modular approach easily interactable into a big system • Lower-level of customization and flexibility P r o c e s s o r C o r e L 1 I L 1 D R I S C - V R o c k e t R o C C m r q m r s c m d r e s p b u s y Q U A S A R D E C W B M E M Q I T S R M S R Q P U • Quantum ISA Spec evaluation • Metrics and methodology • Comparison against existing solutions • Scalability and performance projections Understanding Quantum Control Processor Capabilities and Limitations through Circuit Characterization, A. BUTKO et al., IEEE International Conference on Rebooting Computing (ICRC), December 2020 https://arxiv.org/abs/1909.11719
  • 18. Information Classification: General System Architecture Implementation From core to system architecture • Using Freedom Platform (SiFive) for system integration on VC707 FPGA
  • 19. Information Classification: General • Using Freedom Platform (SiFive) for system integration on VC707 FPGA • Run Linux • Remote communication • Periphery support • Security System Architecture Implementation From core to system architecture
  • 20. Information Classification: General • Using Freedom Platform (SiFive) for system integration on VC707 FPGA • RoCC Interface • Pulse Library Table (PLT) • Additional functionalities (loading Waveform Memory for calibration, readout post- processing ) System Architecture Implementation From core to system architecture
  • 21. Information Classification: General • Using Freedom Platform (SiFive) for system integration on VC707 FPGA • Analog backend • Phase manipulation • Fast readout • Timing control System Architecture Implementation From core to system architecture
  • 22. Information Classification: General High-level circuit QUASAR library Linux OS int main() { qReset(); //reset hardware resources to ZERO x90i(1); //apply the X90 immediate gate on qubit 1 tsi(5); //advances the time stamp on 5 cycles y90i(0); //apply the Y90 immediate gate on qubit 0 return 0; } #define XCUSTOM_ACC 0 #define q_DO_X90 1 #define x90i(qid) ROCC_INSTRUCTION_0_R_R(XCUSTOM_ACC, qid, 0, q_DO_X90); Software Stack From high-level circuit description to Linux executable Control Pulses generated by the Analog Backend
  • 23. Information Classification: General FUTURE WORK • How scalable are our approaches? • QUASAR supports up to 512 qubits • Quantum vector extension (qV) to express single-instruction multiple-qubits multiple-gates parallelism • Multiple QUASAR co-processors, multiple FPGAs • Bit manipulation for error-correction code • Cool technologies • Cryo-CMOS: energy dissipation, noise • Superconducting: how the micro-architecture will change? … and much more
  • 24. Information Classification: General Advanced Quantum Testbed @ LBNL Superconducting Quantum Processors at the Entanglement Frontier 1 mW Dilution fridge Cold stage Commercial Control LBNL/ATAP Control 3D Integrated Quantum Processor Units (QPU) Team: LBNL, UC Berkeley, Bleximo, MIT-LL
  • 25. Information Classification: General December 8-10 | Virtual Event Thank you for joining us. Contribute to the RISC-V conversation on social! #RISCVSUMMIT @risc_v