Computer architecture
•Download as PPTX, PDF•
1 like•66 views
Mr. Abash shah presented on computer architecture. Computer architecture refers to the functionality, organization and implementation of computer systems and includes instruction set architecture design, microarchitecture design, and logic design. The presentation covered the types of computer architectures - RISC and CISC. RISC has advantages like speed and simpler hardware, while CISC has advantages like upward compatibility but is more complex. The differences between RISC and CISC architectures were also outlined.
Report
Share
Report
Share
Recommended
RISC and CISC Processors
CISC processors have a large number of complex instructions that can perform operations directly from memory to memory. In contrast, RISC processors have a small set of simple instructions that operate only within registers, with load and store as separate instructions. The first RISC projects in the late 1970s-early 1980s from IBM, Stanford, and UC-Berkeley aimed for single-cycle execution with a fixed-length instruction format. RISC emphasizes hardware simplicity while CISC focuses on smaller code size and higher cycles per second.
Risc and cisc computers
This document discusses RISC and CISC computer architectures. RISC aims to minimize cycles per instruction by using a small set of simple instructions, while CISC aims to minimize instructions per program by using a more complex set of instructions. Both were developed to help bridge the semantic gap between high-level programming languages and machine-level execution. RISC uses a pipeline of 5 stages - fetch, decode, execute, access memory, write back - to efficiently process instructions. It has advantages like simple decoding, faster execution times, and reduced code size. CISC allows for more complex operations that can simplify compiler design and potentially improve performance, though at the cost of slower execution and more complex decoding.
Risc and cisc
CISC and RISC are two approaches to CPU architecture. CISC uses a complex instruction set that can perform multiple operations in one instruction, aiming to reduce the number of instructions per program. However, this comes at the cost of more cycles per instruction. RISC uses a simplified instruction set but is able to achieve higher performance through pipelining and reducing cycles per instruction, even if it increases the number of instructions per program. Key differences are that CISC sacrifices cycles per instruction for fewer instructions, while RISC does the opposite. Examples given are Intel Pentium as CISC-based and PowerPC as RISC-based.
CISC VS CISC
1. CISC VS. RISC.
2. Agenda.
3. CPU Architecture.
4. Instruction Set Architecture (ISA). Group of instructions to execute a program. Instructions are in the form of: Opcode + Operand. An agreement between hardware and human for making interaction. Example : ADD R1, R2, R3
Can be represented as :
00101111100001111001010101010101
10111010100011110101001011011010
Two major schools of ISA: CISC & RISC.
5. CISC Philosophy (Complex Instruction Set Computing). The primary goal is to complete a task in as few lines as possible. Used on PCs and laptops that need to process heavy graphics and computations. Each instruction consist of one step.
(ex: MULT 2:3, 5:2, load the two values into registers, multiplies the operands, and then stores the product in appropriate register).
6. CISC Pros & Cons. Instruction size is different from one operation to another. Operation size is smaller but no of cycles are more. Needs better hardware and powerful processing. Performance is slow due to the amount of clock time taken by different instructions.
7. RISC Philosophy (Reduced Instruction Set Computing). Use only simple instructions that can be executed within one clock cycle. Keep all instructions of same size. Allow only load/store instruction to access the memory.
(ex: MULT command divided into three separate commands: LOAD, PROD, and STORE).
8. RISC Pros & Cons. Allow free use of microprocessors space because of its simplicity. Needs large memory caches on the chip itself so require very fast memory. Give support for high level languages (like C, C++, Java). Performance depends on the programmer or compiler.
9. CPU Performance Equation. The following equation is commonly used for expressing a computer's performance ability:
퐶푃푈 푇푖푚푒=푆푒푐표푛푑푠/푃푟표푔푟푎푚=퐼푛푠푡푟푢푐푡푖표푛푠/푃푟표푔푟푎푚 푥 퐶푦푐푙푒푠/퐼푛푠푡푟푢푐푡푖표푛푠 푥 푆푒푐표푛푑푠/퐶푦푐푙푒
CISC minimize the number of instructions per program.
RISC does the opposite, reduce the cycles per instruction.
10. Summary.
Risc and cisc
The document discusses processors and their core functions. It explains that a processor is the central component of a computer that analyzes data, controls data flow, and manages core functions. It then describes the four main steps in a processor's work: fetch, decode, execute, and write back. The document also contrasts RISC (reduced instruction set computer) and CISC (complex instruction set computer) processors, noting key differences in their instruction sets, performance optimization approaches, decoding complexity, execution times, and common examples of each type.
Processors used in System on chip
The document provides information about the CISC and RISC instruction set architectures. It discusses key characteristics of CISC such as using microcode, building rich instruction sets, and high-level instruction sets. Characteristics of RISC architectures include uniform instruction format, identical general purpose registers, and simple addressing modes. The document also compares CISC and RISC, discusses the von Neumann architecture and its bottleneck, and provides an overview of the Harvard architecture and soft processors. It provides details about IBM's PowerPC architecture and the PPC405Fx embedded processor.
System on chip approach
A System on Chip (SoC) is a microchip that integrates all components found in a computer onto a single chip, making it function as a whole computer. It contains a microcontroller, microprocessor or digital signal processor core, memory blocks like RAM and ROM, timing sources, peripherals, external interfaces, analog interfaces, and power management circuits. While a microcontroller typically has under 100kB of RAM and is a single-chip system, an SoC is more powerful and requires external memory to run software like desktop operating systems. It allows smartphones and tablets to function as smaller computers by integrating all necessary components onto one chip.
Chip morphing
Chip morphing is a technology introduced by IBM in 2004 that allows semiconductor chips to monitor and adjust their functions to improve quality, performance, and power consumption without human intervention. The goal of chip morphing is to create a micro-architecture that can achieve low power consumption without sacrificing high performance by presenting a series of configurations depending on the needed tradeoff between performance and power. Chip morphing utilizes eFuse technology which combines software algorithms and microscopic electrical fuses to allow chips to self-regulate and adapt in response to changing conditions or system demands.
Recommended
RISC and CISC Processors
CISC processors have a large number of complex instructions that can perform operations directly from memory to memory. In contrast, RISC processors have a small set of simple instructions that operate only within registers, with load and store as separate instructions. The first RISC projects in the late 1970s-early 1980s from IBM, Stanford, and UC-Berkeley aimed for single-cycle execution with a fixed-length instruction format. RISC emphasizes hardware simplicity while CISC focuses on smaller code size and higher cycles per second.
Risc and cisc computers
This document discusses RISC and CISC computer architectures. RISC aims to minimize cycles per instruction by using a small set of simple instructions, while CISC aims to minimize instructions per program by using a more complex set of instructions. Both were developed to help bridge the semantic gap between high-level programming languages and machine-level execution. RISC uses a pipeline of 5 stages - fetch, decode, execute, access memory, write back - to efficiently process instructions. It has advantages like simple decoding, faster execution times, and reduced code size. CISC allows for more complex operations that can simplify compiler design and potentially improve performance, though at the cost of slower execution and more complex decoding.
Risc and cisc
CISC and RISC are two approaches to CPU architecture. CISC uses a complex instruction set that can perform multiple operations in one instruction, aiming to reduce the number of instructions per program. However, this comes at the cost of more cycles per instruction. RISC uses a simplified instruction set but is able to achieve higher performance through pipelining and reducing cycles per instruction, even if it increases the number of instructions per program. Key differences are that CISC sacrifices cycles per instruction for fewer instructions, while RISC does the opposite. Examples given are Intel Pentium as CISC-based and PowerPC as RISC-based.
CISC VS CISC
1. CISC VS. RISC.
2. Agenda.
3. CPU Architecture.
4. Instruction Set Architecture (ISA). Group of instructions to execute a program. Instructions are in the form of: Opcode + Operand. An agreement between hardware and human for making interaction. Example : ADD R1, R2, R3
Can be represented as :
00101111100001111001010101010101
10111010100011110101001011011010
Two major schools of ISA: CISC & RISC.
5. CISC Philosophy (Complex Instruction Set Computing). The primary goal is to complete a task in as few lines as possible. Used on PCs and laptops that need to process heavy graphics and computations. Each instruction consist of one step.
(ex: MULT 2:3, 5:2, load the two values into registers, multiplies the operands, and then stores the product in appropriate register).
6. CISC Pros & Cons. Instruction size is different from one operation to another. Operation size is smaller but no of cycles are more. Needs better hardware and powerful processing. Performance is slow due to the amount of clock time taken by different instructions.
7. RISC Philosophy (Reduced Instruction Set Computing). Use only simple instructions that can be executed within one clock cycle. Keep all instructions of same size. Allow only load/store instruction to access the memory.
(ex: MULT command divided into three separate commands: LOAD, PROD, and STORE).
8. RISC Pros & Cons. Allow free use of microprocessors space because of its simplicity. Needs large memory caches on the chip itself so require very fast memory. Give support for high level languages (like C, C++, Java). Performance depends on the programmer or compiler.
9. CPU Performance Equation. The following equation is commonly used for expressing a computer's performance ability:
퐶푃푈 푇푖푚푒=푆푒푐표푛푑푠/푃푟표푔푟푎푚=퐼푛푠푡푟푢푐푡푖표푛푠/푃푟표푔푟푎푚 푥 퐶푦푐푙푒푠/퐼푛푠푡푟푢푐푡푖표푛푠 푥 푆푒푐표푛푑푠/퐶푦푐푙푒
CISC minimize the number of instructions per program.
RISC does the opposite, reduce the cycles per instruction.
10. Summary.
Risc and cisc
The document discusses processors and their core functions. It explains that a processor is the central component of a computer that analyzes data, controls data flow, and manages core functions. It then describes the four main steps in a processor's work: fetch, decode, execute, and write back. The document also contrasts RISC (reduced instruction set computer) and CISC (complex instruction set computer) processors, noting key differences in their instruction sets, performance optimization approaches, decoding complexity, execution times, and common examples of each type.
Processors used in System on chip
The document provides information about the CISC and RISC instruction set architectures. It discusses key characteristics of CISC such as using microcode, building rich instruction sets, and high-level instruction sets. Characteristics of RISC architectures include uniform instruction format, identical general purpose registers, and simple addressing modes. The document also compares CISC and RISC, discusses the von Neumann architecture and its bottleneck, and provides an overview of the Harvard architecture and soft processors. It provides details about IBM's PowerPC architecture and the PPC405Fx embedded processor.
System on chip approach
A System on Chip (SoC) is a microchip that integrates all components found in a computer onto a single chip, making it function as a whole computer. It contains a microcontroller, microprocessor or digital signal processor core, memory blocks like RAM and ROM, timing sources, peripherals, external interfaces, analog interfaces, and power management circuits. While a microcontroller typically has under 100kB of RAM and is a single-chip system, an SoC is more powerful and requires external memory to run software like desktop operating systems. It allows smartphones and tablets to function as smaller computers by integrating all necessary components onto one chip.
Chip morphing
Chip morphing is a technology introduced by IBM in 2004 that allows semiconductor chips to monitor and adjust their functions to improve quality, performance, and power consumption without human intervention. The goal of chip morphing is to create a micro-architecture that can achieve low power consumption without sacrificing high performance by presenting a series of configurations depending on the needed tradeoff between performance and power. Chip morphing utilizes eFuse technology which combines software algorithms and microscopic electrical fuses to allow chips to self-regulate and adapt in response to changing conditions or system demands.
Central processing unit
This document discusses CPU organization, instruction formats, addressing modes, and characteristics of RISC and CISC architectures. It covers general register and stack organizations, different instruction formats like zero, one, two, and three address formats. It also covers various addressing modes and describes key differences between RISC and CISC designs like instruction complexity, number of registers, and use of microprogramming versus hardwired control units. The document discusses performance considerations for RISC versus CISC in terms of instructions per program and cycles per instruction.
CISC.pptx
This document provides an overview of Complex Instruction Set Computing (CISC) architecture. It discusses that CISC aims to achieve complex operations with single instructions and favors instruction set richness over speed of individual instructions. CISC is a prominent architecture since 1978 and most emerging designs combine CISC and RISC features. The document outlines CISC characteristics like variable length instructions and segmentation. It provides examples of CISC addressing modes and shows a sample multiplication program in CISC approach. Advantages of CISC include ease of microcoding and compatibility, while disadvantages are variable instruction times and underused instructions. Recent developments aim to combine RISC and CISC benefits, and frequently asked questions are answered regarding performance and adoption challenges.
Risc and cisc eugene clewlow
RISC and CISC architectures evolved from different philosophies but have converged over time. CISC aimed to optimize for simpler compilers by incorporating complex instructions while RISC focused on optimized hardware using reduced, uniform instruction sets. While CISC was better for early computers with slow memory, RISC emerged to improve performance. Advances now blur the lines as CISC uses pipelining and RISC supports more instructions, showing how the strategies have influenced each other in modern processors.
Risc and cisc eugene clewlow
RISC and CISC architectures evolved from different philosophies for optimizing computer performance given the constraints of early computing technologies. CISC emphasized complex instructions and efficient memory usage while RISC focused on simple instructions and fast execution. Over time, improvements blurred the lines as CISC adopted RISC techniques like pipelining and RISC grew more complex instructions. Modern processors integrate aspects of both to optimize performance for current software and hardware.
Risc and cisc casestudy
The document discusses microprocessors, RISC, and CISC architectures. It provides the following key points:
1. A microprocessor, also known as the CPU, is the central processing unit of computers and electronic devices that contains components like transistors to carry out instructions.
2. RISC architectures aim to simplify instruction sets to maximize efficiency through pipelining, using simple addressing modes and instruction formats with complex operations as sequences of simple instructions.
3. CISC architectures contain large, complex instruction sets ranging from simple to specialized to make efficient use of memory and simplify compiler development by mapping directly to high-level languages.
Risc and cisc eugene clewlow
RISC and CISC architectures have converged over time as processors have advanced. Originally, CISC emphasized complex instructions that could access memory directly, while RISC used simpler instructions but more registers. Now, CISC chips employ techniques like pipelining and multi-instruction execution. Meanwhile, RISC chips have more complex instructions and hardware. The differences have blurred as both styles adopt each other's strategies using newer technologies.
risc_and_cisc.ppt
This document compares and contrasts RISC and CISC processor architectures. It describes CISC as having complex instruction decoding logic to support multiple addressing modes, a small number of general purpose registers, and special purpose registers. RISC architectures are described as having a reduced instruction set with simple one-cycle instructions, large numbers of registers, and separate load and store instructions that operate only between registers and memory. The document outlines that while CISC was more efficient for early programming approaches, RISC has advantages as hardware and software technologies advanced.
R&c
The document provides an overview of RISC and CISC architectures. It discusses:
- RISC architectures utilize a small, highly optimized set of instructions (load/store architecture). Typical features include pipelining for one cycle execution, more registers, and simple addressing modes.
- CISC architectures have a more complex instruction set implemented through microcode. They support direct memory operations and fewer registers. Typical features include varying execution cycles and harder pipelining.
- Both aim to bridge the "semantic gap" between low-level hardware and high-level programming. RISC focuses on efficiency through simplified designs while CISC prioritizes compatibility through complex instructions.
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
This document discusses RISC and CISC processors. It defines RISC as having a reduced instruction set with simple instructions that each take one clock cycle. CISC has a more complex instruction set that can take multiple cycles. The document outlines the characteristics and advantages/disadvantages of both RISC and CISC. It also discusses parallel processing techniques like pipelining and vector processing that improve processor throughput.
Microprocessor presentation.pptx
This document discusses two types of microprocessor instruction sets: CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer). CISC has a larger and more complex instruction set which allows for shorter program lengths but requires more complex and expensive processors. RISC has a smaller and simpler instruction set, requiring longer program lengths but allowing for faster execution speeds and less expensive processors. The document provides examples of processors that use each instruction set type and compares their characteristics.
Risc & cisk
This document compares RISC and CISC processor architectures. It discusses that CISC processors have more complex instructions that can perform multiple operations, while RISC processors have simpler instructions that are optimized to complete in one clock cycle. CISC was developed earlier when memory was expensive, to reduce the number of instructions, while RISC focuses on increasing processor speed. RISC has advantages of faster execution and simpler hardware design, while CISC allows for more compact code.
Risc and cisc
CISC and RISC are two approaches to CPU architecture. CISC uses a complex instruction set that can perform multiple operations in one instruction, aiming to reduce the number of instructions per program. However, this comes at the cost of more cycles per instruction. RISC uses a simplified instruction set but is able to achieve higher performance through pipelining and reducing cycles per instruction, even if it increases the number of instructions per program. Key differences are that CISC sacrifices cycles per instruction for fewer instructions, while RISC does the opposite. Examples given are Intel Pentium as CISC-based and PowerPC as RISC-based.
Unit I_MT2301.pdf
Fundamentals - Functions of ALU - Microprocessor - Microcontrollers – CISC and RISC – Types Microcontroller - 8051 Family - Architecture - Features and Specifications - Memory Organization - Instruction Sets – Addressing Modes.
Computer Organization.pptx
This document discusses RISC and CISC architectures and how they have evolved. It explains that RISC aims to simplify instructions while CISC combines operations. Both seek to improve CPU performance but RISC reduces cycles per instruction while CISC minimizes instructions per program. It then covers characteristics of RISC like simple decoding and CISC like complex decoding. Pipelining is described as arranging hardware to simultaneously execute instructions to improve processor performance. The document ends by detailing the typical stages in a RISC processor's instruction pipeline.
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 words. You will need to cover
all the major characteristics of the embedded system to earn full points.
Question 2. please explain RISC and CISC and give the advantages and disadvantages of both.
Solution
1.An embedded system is a combination of computer hardware and software and some additional
parts, either mechanical or electronic—designed to perform a dedicated function.
Example of embedded system is Digital Watch
It contains a simple, inexpensive 4-bit processor and its own on-chip ROM. The only other
hardware elements of the watch are the inputs (buttons) and outputs (display and speaker).It
consists of a software, which when carefully designed, allows enormous flexibility and helps to
create a reasonably reliable product at extraordinarily low production cost.
other examples are:Microwave oven, cordless phones, ATMS etc
2) RISC (Reduced Instruction Set Computer)
RISC stands for Reduced Instruction Set Computer.
To execute each instruction, if there is separate electronic circuitry in the control unit, which
produces all the necessary signals, this approach of the design of the control section of the
processor is called RISC design.It is also called hard-wired approach.
Examples of RISC processors:
IBM RS6000, MC88100
DEC’s Alpha 21064, 21164 and 21264 processors
Features of RISC Processors:
The standard features of RISC processors are listed below:
RISC processors use a small and limited number of instructions.
RISC machines mostly uses hardwired control unit.
RISC processors consume less power and are having high performance.
Each instruction is very simple and consistent.
RISC processors uses simple addressing modes.
RISC instruction is of uniform fixed length.
CISC (Complex Instruction Set Computer)
CISC stands for Complex Instruction Set Computer. If the control unit contains a number of
micro-electronic circuitry to generate a set of control signals and each micro-circuitry is
activated by a micro-code, this design approach is called CISC design.
Examples of CISC processors are:
Intel 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III
Motorola’s 68000, 68020, 68040, etc.
Features of CISC Processors:
The standard features of CISC processors are listed below:
CISC chips have a large amount of different and complex instructions.
CISC machines generally make use of complex addressing modes.
Different machine programs can be executed on CISC machine.
CISC machines uses micro-program control unit.
CISC processors are having limited number of registers.
Advantages of CISC Architecture:
1)Microprogramming is easy to implement and much less expensive than hard wiring a control
unit.
2)It is easy to add new commands into the chip without changing the structure of the instruction
set as the architecture uses general-purpose hardware to carry out commands.
3)This architecture makes the efficient use of main memory since the complexity (or more
capability) of instruction allo.
Dsdco IE: RISC and CISC architectures and design issues
RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.
RISC AND CISC.pptx
RISC processors have a small set of simple instructions that are executed in one clock cycle, while CISC processors have a more complex instruction set with variable-length instructions that may take multiple clock cycles to execute. RISC uses registers to perform all operations and has a fixed instruction length and format that is easily decodable, whereas CISC supports direct memory operations and has specialized instructions used infrequently. Examples of RISC architectures include SPARC and PowerPC, while Intel and AMD processors use the CISC architecture.
Architectures
i) The document discusses RISC (reduced instruction set computer) and CISC (complex instruction set computer) architectures. CISC architectures, like Intel IA-32, use more complex instructions to closely support high-level languages, but this leads to variable instruction lengths and complexity. RISC architectures emerged in the 1980s with simpler instruction sets to address these issues.
ii) Key characteristics of RISC include one cycle execution time per instruction through optimization and pipelining, and a large number of registers to reduce memory interactions. Early non-RISC/CISC designs encouraged powerful instructions and addressing modes to optimize for small memories and slow memory access times.
Microcontroller architecture
This document provides an overview of Harvard and Von Neumann architectures, as well as RISC and CISC architectures. It explains that Harvard architecture uses separate memory and buses for instructions and data, allowing simultaneous fetching, while Von Neumann uses a single memory, requiring sequential fetching. It also outlines the key differences between RISC, which uses a small, optimized instruction set, and CISC, which includes more complex, specialized instructions.
Embedded System IoT_4.pptx ppt presentation
The document discusses the differences between CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer) processors. CISC processors emphasize hardware optimization and include multi-clock complex instructions, while RISC processors emphasize software optimization and use single-clock reduced instructions. Some key advantages of CISC include shorter code length and lower memory requirements, while advantages of RISC include simpler design allowing faster execution and using fewer transistors. Overall, CISC tends to have longer execution times than RISC due to its more complex instruction set.
Mind map of terminologies used in context of Generative AI
Mind map of common terms used in context of Generative AI.
Full-RAG: A modern architecture for hyper-personalization
Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.
More Related Content
Similar to Computer architecture
Central processing unit
This document discusses CPU organization, instruction formats, addressing modes, and characteristics of RISC and CISC architectures. It covers general register and stack organizations, different instruction formats like zero, one, two, and three address formats. It also covers various addressing modes and describes key differences between RISC and CISC designs like instruction complexity, number of registers, and use of microprogramming versus hardwired control units. The document discusses performance considerations for RISC versus CISC in terms of instructions per program and cycles per instruction.
CISC.pptx
This document provides an overview of Complex Instruction Set Computing (CISC) architecture. It discusses that CISC aims to achieve complex operations with single instructions and favors instruction set richness over speed of individual instructions. CISC is a prominent architecture since 1978 and most emerging designs combine CISC and RISC features. The document outlines CISC characteristics like variable length instructions and segmentation. It provides examples of CISC addressing modes and shows a sample multiplication program in CISC approach. Advantages of CISC include ease of microcoding and compatibility, while disadvantages are variable instruction times and underused instructions. Recent developments aim to combine RISC and CISC benefits, and frequently asked questions are answered regarding performance and adoption challenges.
Risc and cisc eugene clewlow
RISC and CISC architectures evolved from different philosophies but have converged over time. CISC aimed to optimize for simpler compilers by incorporating complex instructions while RISC focused on optimized hardware using reduced, uniform instruction sets. While CISC was better for early computers with slow memory, RISC emerged to improve performance. Advances now blur the lines as CISC uses pipelining and RISC supports more instructions, showing how the strategies have influenced each other in modern processors.
Risc and cisc eugene clewlow
RISC and CISC architectures evolved from different philosophies for optimizing computer performance given the constraints of early computing technologies. CISC emphasized complex instructions and efficient memory usage while RISC focused on simple instructions and fast execution. Over time, improvements blurred the lines as CISC adopted RISC techniques like pipelining and RISC grew more complex instructions. Modern processors integrate aspects of both to optimize performance for current software and hardware.
Risc and cisc casestudy
The document discusses microprocessors, RISC, and CISC architectures. It provides the following key points:
1. A microprocessor, also known as the CPU, is the central processing unit of computers and electronic devices that contains components like transistors to carry out instructions.
2. RISC architectures aim to simplify instruction sets to maximize efficiency through pipelining, using simple addressing modes and instruction formats with complex operations as sequences of simple instructions.
3. CISC architectures contain large, complex instruction sets ranging from simple to specialized to make efficient use of memory and simplify compiler development by mapping directly to high-level languages.
Risc and cisc eugene clewlow
RISC and CISC architectures have converged over time as processors have advanced. Originally, CISC emphasized complex instructions that could access memory directly, while RISC used simpler instructions but more registers. Now, CISC chips employ techniques like pipelining and multi-instruction execution. Meanwhile, RISC chips have more complex instructions and hardware. The differences have blurred as both styles adopt each other's strategies using newer technologies.
risc_and_cisc.ppt
This document compares and contrasts RISC and CISC processor architectures. It describes CISC as having complex instruction decoding logic to support multiple addressing modes, a small number of general purpose registers, and special purpose registers. RISC architectures are described as having a reduced instruction set with simple one-cycle instructions, large numbers of registers, and separate load and store instructions that operate only between registers and memory. The document outlines that while CISC was more efficient for early programming approaches, RISC has advantages as hardware and software technologies advanced.
R&c
The document provides an overview of RISC and CISC architectures. It discusses:
- RISC architectures utilize a small, highly optimized set of instructions (load/store architecture). Typical features include pipelining for one cycle execution, more registers, and simple addressing modes.
- CISC architectures have a more complex instruction set implemented through microcode. They support direct memory operations and fewer registers. Typical features include varying execution cycles and harder pipelining.
- Both aim to bridge the "semantic gap" between low-level hardware and high-level programming. RISC focuses on efficiency through simplified designs while CISC prioritizes compatibility through complex instructions.
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
This document discusses RISC and CISC processors. It defines RISC as having a reduced instruction set with simple instructions that each take one clock cycle. CISC has a more complex instruction set that can take multiple cycles. The document outlines the characteristics and advantages/disadvantages of both RISC and CISC. It also discusses parallel processing techniques like pipelining and vector processing that improve processor throughput.
Microprocessor presentation.pptx
This document discusses two types of microprocessor instruction sets: CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer). CISC has a larger and more complex instruction set which allows for shorter program lengths but requires more complex and expensive processors. RISC has a smaller and simpler instruction set, requiring longer program lengths but allowing for faster execution speeds and less expensive processors. The document provides examples of processors that use each instruction set type and compares their characteristics.
Risc & cisk
This document compares RISC and CISC processor architectures. It discusses that CISC processors have more complex instructions that can perform multiple operations, while RISC processors have simpler instructions that are optimized to complete in one clock cycle. CISC was developed earlier when memory was expensive, to reduce the number of instructions, while RISC focuses on increasing processor speed. RISC has advantages of faster execution and simpler hardware design, while CISC allows for more compact code.
Risc and cisc
CISC and RISC are two approaches to CPU architecture. CISC uses a complex instruction set that can perform multiple operations in one instruction, aiming to reduce the number of instructions per program. However, this comes at the cost of more cycles per instruction. RISC uses a simplified instruction set but is able to achieve higher performance through pipelining and reducing cycles per instruction, even if it increases the number of instructions per program. Key differences are that CISC sacrifices cycles per instruction for fewer instructions, while RISC does the opposite. Examples given are Intel Pentium as CISC-based and PowerPC as RISC-based.
Unit I_MT2301.pdf
Fundamentals - Functions of ALU - Microprocessor - Microcontrollers – CISC and RISC – Types Microcontroller - 8051 Family - Architecture - Features and Specifications - Memory Organization - Instruction Sets – Addressing Modes.
Computer Organization.pptx
This document discusses RISC and CISC architectures and how they have evolved. It explains that RISC aims to simplify instructions while CISC combines operations. Both seek to improve CPU performance but RISC reduces cycles per instruction while CISC minimizes instructions per program. It then covers characteristics of RISC like simple decoding and CISC like complex decoding. Pipelining is described as arranging hardware to simultaneously execute instructions to improve processor performance. The document ends by detailing the typical stages in a RISC processor's instruction pipeline.
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 words. You will need to cover
all the major characteristics of the embedded system to earn full points.
Question 2. please explain RISC and CISC and give the advantages and disadvantages of both.
Solution
1.An embedded system is a combination of computer hardware and software and some additional
parts, either mechanical or electronic—designed to perform a dedicated function.
Example of embedded system is Digital Watch
It contains a simple, inexpensive 4-bit processor and its own on-chip ROM. The only other
hardware elements of the watch are the inputs (buttons) and outputs (display and speaker).It
consists of a software, which when carefully designed, allows enormous flexibility and helps to
create a reasonably reliable product at extraordinarily low production cost.
other examples are:Microwave oven, cordless phones, ATMS etc
2) RISC (Reduced Instruction Set Computer)
RISC stands for Reduced Instruction Set Computer.
To execute each instruction, if there is separate electronic circuitry in the control unit, which
produces all the necessary signals, this approach of the design of the control section of the
processor is called RISC design.It is also called hard-wired approach.
Examples of RISC processors:
IBM RS6000, MC88100
DEC’s Alpha 21064, 21164 and 21264 processors
Features of RISC Processors:
The standard features of RISC processors are listed below:
RISC processors use a small and limited number of instructions.
RISC machines mostly uses hardwired control unit.
RISC processors consume less power and are having high performance.
Each instruction is very simple and consistent.
RISC processors uses simple addressing modes.
RISC instruction is of uniform fixed length.
CISC (Complex Instruction Set Computer)
CISC stands for Complex Instruction Set Computer. If the control unit contains a number of
micro-electronic circuitry to generate a set of control signals and each micro-circuitry is
activated by a micro-code, this design approach is called CISC design.
Examples of CISC processors are:
Intel 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III
Motorola’s 68000, 68020, 68040, etc.
Features of CISC Processors:
The standard features of CISC processors are listed below:
CISC chips have a large amount of different and complex instructions.
CISC machines generally make use of complex addressing modes.
Different machine programs can be executed on CISC machine.
CISC machines uses micro-program control unit.
CISC processors are having limited number of registers.
Advantages of CISC Architecture:
1)Microprogramming is easy to implement and much less expensive than hard wiring a control
unit.
2)It is easy to add new commands into the chip without changing the structure of the instruction
set as the architecture uses general-purpose hardware to carry out commands.
3)This architecture makes the efficient use of main memory since the complexity (or more
capability) of instruction allo.
Dsdco IE: RISC and CISC architectures and design issues
RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.
RISC AND CISC.pptx
RISC processors have a small set of simple instructions that are executed in one clock cycle, while CISC processors have a more complex instruction set with variable-length instructions that may take multiple clock cycles to execute. RISC uses registers to perform all operations and has a fixed instruction length and format that is easily decodable, whereas CISC supports direct memory operations and has specialized instructions used infrequently. Examples of RISC architectures include SPARC and PowerPC, while Intel and AMD processors use the CISC architecture.
Architectures
i) The document discusses RISC (reduced instruction set computer) and CISC (complex instruction set computer) architectures. CISC architectures, like Intel IA-32, use more complex instructions to closely support high-level languages, but this leads to variable instruction lengths and complexity. RISC architectures emerged in the 1980s with simpler instruction sets to address these issues.
ii) Key characteristics of RISC include one cycle execution time per instruction through optimization and pipelining, and a large number of registers to reduce memory interactions. Early non-RISC/CISC designs encouraged powerful instructions and addressing modes to optimize for small memories and slow memory access times.
Microcontroller architecture
This document provides an overview of Harvard and Von Neumann architectures, as well as RISC and CISC architectures. It explains that Harvard architecture uses separate memory and buses for instructions and data, allowing simultaneous fetching, while Von Neumann uses a single memory, requiring sequential fetching. It also outlines the key differences between RISC, which uses a small, optimized instruction set, and CISC, which includes more complex, specialized instructions.
Embedded System IoT_4.pptx ppt presentation
The document discusses the differences between CISC (Complex Instruction Set Computer) and RISC (Reduced Instruction Set Computer) processors. CISC processors emphasize hardware optimization and include multi-clock complex instructions, while RISC processors emphasize software optimization and use single-clock reduced instructions. Some key advantages of CISC include shorter code length and lower memory requirements, while advantages of RISC include simpler design allowing faster execution and using fewer transistors. Overall, CISC tends to have longer execution times than RISC due to its more complex instruction set.
Similar to Computer architecture (20)
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
Dsdco IE: RISC and CISC architectures and design issues
Dsdco IE: RISC and CISC architectures and design issues
Recently uploaded
Mind map of terminologies used in context of Generative AI
Mind map of common terms used in context of Generative AI.
Full-RAG: A modern architecture for hyper-personalization
Mike Del Balso, CEO & Co-Founder at Tecton, presents "Full RAG," a novel approach to AI recommendation systems, aiming to push beyond the limitations of traditional models through a deep integration of contextual insights and real-time data, leveraging the Retrieval-Augmented Generation architecture. This talk will outline Full RAG's potential to significantly enhance personalization, address engineering challenges such as data management and model training, and introduce data enrichment with reranking as a key solution. Attendees will gain crucial insights into the importance of hyperpersonalization in AI, the capabilities of Full RAG for advanced personalization, and strategies for managing complex data integrations for deploying cutting-edge AI solutions.
UiPath Test Automation using UiPath Test Suite series, part 5
Welcome to UiPath Test Automation using UiPath Test Suite series part 5. In this session, we will cover CI/CD with devops.
Topics covered:
CI/CD with in UiPath
End-to-end overview of CI/CD pipeline with Azure devops
Speaker:
Lyndsey Byblow, Test Suite Sales Engineer @ UiPath, Inc.
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Monitoring and observability aren’t traditionally found in software curriculums and many of us cobble this knowledge together from whatever vendor or ecosystem we were first introduced to and whatever is a part of your current company’s observability stack.
While the dev and ops silo continues to crumble….many organizations still relegate monitoring & observability as the purview of ops, infra and SRE teams. This is a mistake - achieving a highly observable system requires collaboration up and down the stack.
I, a former op, would like to extend an invitation to all application developers to join the observability party will share these foundational concepts to build on:
Microsoft - Power Platform_G.Aspiotis.pdf
Revolutionizing Application Development
with AI-powered low-code, presentation by George Aspiotis, Sr. Partner Development Manager, Microsoft
Presentation of the OECD Artificial Intelligence Review of Germany
Consult the full report at https://www.oecd.org/digital/oecd-artificial-intelligence-review-of-germany-609808d6-en.htm
Climate Impact of Software Testing at Nordic Testing Days
My slides at Nordic Testing Days 6.6.2024
Climate impact / sustainability of software testing discussed on the talk. ICT and testing must carry their part of global responsibility to help with the climat warming. We can minimize the carbon footprint but we can also have a carbon handprint, a positive impact on the climate. Quality characteristics can be added with sustainability, and then measured continuously. Test environments can be used less, and in smaller scale and on demand. Test techniques can be used in optimizing or minimizing number of tests. Test automation can be used to speed up testing.
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Sudheer Mechineni, Head of Application Frameworks, Standard Chartered Bank
Discover how Standard Chartered Bank harnessed the power of Neo4j to transform complex data access challenges into a dynamic, scalable graph database solution. This keynote will cover their journey from initial adoption to deploying a fully automated, enterprise-grade causal cluster, highlighting key strategies for modelling organisational changes and ensuring robust disaster recovery. Learn how these innovations have not only enhanced Standard Chartered Bank’s data infrastructure but also positioned them as pioneers in the banking sector’s adoption of graph technology.
Communications Mining Series - Zero to Hero - Session 1
This session provides introduction to UiPath Communication Mining, importance and platform overview. You will acquire a good understand of the phases in Communication Mining as we go over the platform with you. Topics covered:
• Communication Mining Overview
• Why is it important?
• How can it help today’s business and the benefits
• Phases in Communication Mining
• Demo on Platform overview
• Q/A
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Discover the seamless integration of RPA (Robotic Process Automation), COMPOSER, and APM with AWS IDP enhanced with Slack notifications. Explore how these technologies converge to streamline workflows, optimize performance, and ensure secure access, all while leveraging the power of AWS IDP and real-time communication via Slack notifications.
“I’m still / I’m still / Chaining from the Block”
“An Outlook of the Ongoing and Future Relationship between Blockchain Technologies and Process-aware Information Systems.” Invited talk at the joint workshop on Blockchain for Information Systems (BC4IS) and Blockchain for Trusted Data Sharing (B4TDS), co-located with with the 36th International Conference on Advanced Information Systems Engineering (CAiSE), 3 June 2024, Limassol, Cyprus.
A tale of scale & speed: How the US Navy is enabling software delivery from l...
Rapid and secure feature delivery is a goal across every application team and every branch of the DoD. The Navy’s DevSecOps platform, Party Barge, has achieved:
- Reduction in onboarding time from 5 weeks to 1 day
- Improved developer experience and productivity through actionable findings and reduction of false positives
- Maintenance of superior security standards and inherent policy enforcement with Authorization to Operate (ATO)
Development teams can ship efficiently and ensure applications are cyber ready for Navy Authorizing Officials (AOs). In this webinar, Sigma Defense and Anchore will give attendees a look behind the scenes and demo secure pipeline automation and security artifacts that speed up application ATO and time to production.
We will cover:
- How to remove silos in DevSecOps
- How to build efficient development pipeline roles and component templates
- How to deliver security artifacts that matter for ATO’s (SBOMs, vulnerability reports, and policy evidence)
- How to streamline operations with automated policy checks on container images
Video Streaming: Then, Now, and in the Future
In his public lecture, Christian Timmerer provides insights into the fascinating history of video streaming, starting from its humble beginnings before YouTube to the groundbreaking technologies that now dominate platforms like Netflix and ORF ON. Timmerer also presents provocative contributions of his own that have significantly influenced the industry. He concludes by looking at future challenges and invites the audience to join in a discussion.
Essentials of Automations: The Art of Triggers and Actions in FME
In this second installment of our Essentials of Automations webinar series, we’ll explore the landscape of triggers and actions, guiding you through the nuances of authoring and adapting workspaces for seamless automations. Gain an understanding of the full spectrum of triggers and actions available in FME, empowering you to enhance your workspaces for efficient automation.
We’ll kick things off by showcasing the most commonly used event-based triggers, introducing you to various automation workflows like manual triggers, schedules, directory watchers, and more. Plus, see how these elements play out in real scenarios.
Whether you’re tweaking your current setup or building from the ground up, this session will arm you with the tools and insights needed to transform your FME usage into a powerhouse of productivity. Join us to discover effective strategies that simplify complex processes, enhancing your productivity and transforming your data management practices with FME. Let’s turn complexity into clarity and make your workspaces work wonders!
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
In this session I delve into the encryption technology used in Microsoft 365 and Microsoft Purview. Including the concepts of Customer Key and Double Key Encryption.
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Dr. Sean Tan, Head of Data Science, Changi Airport Group
Discover how Changi Airport Group (CAG) leverages graph technologies and generative AI to revolutionize their search capabilities. This session delves into the unique search needs of CAG’s diverse passengers and customers, showcasing how graph data structures enhance the accuracy and relevance of AI-generated search results, mitigating the risk of “hallucinations” and improving the overall customer journey.
Uni Systems Copilot event_05062024_C.Vlachos.pdf
Unlocking Productivity: Leveraging the Potential of Copilot in Microsoft 365, a presentation by Christoforos Vlachos, Senior Solutions Manager – Modern Workplace, Uni Systems
Recently uploaded (20)
Mind map of terminologies used in context of Generative AI
Mind map of terminologies used in context of Generative AI
Full-RAG: A modern architecture for hyper-personalization
Full-RAG: A modern architecture for hyper-personalization
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Observability Concepts EVERY Developer Should Know -- DeveloperWeek Europe.pdf
Presentation of the OECD Artificial Intelligence Review of Germany
Presentation of the OECD Artificial Intelligence Review of Germany
Climate Impact of Software Testing at Nordic Testing Days
Climate Impact of Software Testing at Nordic Testing Days
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
GraphSummit Singapore | Graphing Success: Revolutionising Organisational Stru...
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Computer architecture
- 1. Presented By: Mr. Abash shah Address: Koteshwor-1 seti opi Marg College: BernHardt college
- 2. CONTENTS Definition Introduction Block diagram Functions Architecture Types Advantages Disadvantages
- 3. Computer Architecture Have you ever wonder what computer architecture really is ?? so let me tell you Computer architecture is a set of rules and methods that describe the functionality, organization, and implementation of computer systems.
- 5. Some of the Function of computer architecture include Instruction set architecture design micro architecture design logic Design Implementation (Integrated Circuit Design, Packaging, Power, and Cooling) Functional Organization
- 6. TYPES OF COMPUTER ARCHITECTURE
- 9. RISC STANDS FOR Reduced Instruction set computer Also Known as LOAD/STORE architecture. The John Coke of IBM research team developed RISC by reducing the number of instructions required for processing computations faster than the CISC. The RISC architecture is faster and the chips required for the manufacture of RISC architecture is also less expensive compared to the CISC architecture.
- 10. ADVANTAGE OF RISC 1. Speed 2. Simpler Hardware 3. Short Design Cycle 4. Use less space 5. Execution of instruction is high
- 11. Disadvantage of Risc Code Quality Difficulty in Debugging Code Expansion System Design Requires fast memory
- 13. CISC Complex Instruction set computer Emphasis on Hardware Use of micro code Pipelining is difficult
- 14. Advantages of cisc At the time of their initial development, CISC machines used available technologies to optimize computer performance. Microprogramming is as easy as assembly language to implement CISC machines upwardly compatible Fewer instructions could be used The compiler does not have to be as complicated as microprogram
- 15. DISADVANTAGES OF CISC Instruction set & chip hardware become more complex with each generation of computers. Different instructions will take different amounts of clock time to execute, slowing down the overall performance of the machine. Many specialized instructions aren't used frequently CISC instructions typically set the condition codes as a side effect of the instruction.
- 16. CISC RISC Complex instruction set computer Reduced instruction set computer Emphasis on hardware Emphasis on software Microprocessor is designed using code control Microprocessor is designed using hardwired control It contains multi-clock and high cycles per second It contains single clock and low cycles per second It is single register set with small code sizes It is multiple register set with large code sizes Several cycles may be required to execute one cycle It executes at least one instruction in a cycle Pipelining is difficult Pipelining is easy DIFFERENCE BETWEEN RISC AND CISC
- 17. CONCLUSION Thus from the above study we came to know about different function, types and importance of computer architecture
- 18. REFERENCES Books: Text book : 1. Fundamental of information technology 2. Computer architecture: fundamentals and principles of computer design Online resources : 1. https://en.wikipedia.org/wiki/Computer_architecture 2. www.techopedia.com 3. https://www.quora.com/ 4. http://www.slideshare.net
- 19. THANK YOU
- 20. ANY QUERIES