SlideShare a Scribd company logo
---From Jayvijay.V.Shah
K.J.Somaiya Institute Of Engineering
And Information Technology,Sion
CASE STUDY
What is a Microprocessor?
 The microprocessor, also known as the Central Processing Unit
(CPU), is the brain of all computers and many household and
electronic devices.
 A microprocessor is an electronic component that is used by a
computer to do its work. It is a central processing unit on a single
integrated circuit chip containing millions of very small
components including transistors, resistors, and diodes that work
together. Microprocessors help to do everything from writing to
searching the Web. Microprocessors carry out these instructions at
incredible speed—many millions of times a second.
 Multiple microprocessors, working together, are the "hearts" of
datacenters, super-computers, communications products, and other
digital devices.
 The first microprocessor was the Intel 4004, introduced in 1971.
The 4004 was not very
powerful; it was primarily used to perform simple mathematical
operations.
Microprocessor operation
Microprocessors use three steps commonly called Fetch, Decode, and
Execute.
 In the Fetch step, an instruction is copied from the computer
memory into the microprocessor.
 In the Decode step, the microprocessor figures out what operation
the instruction is meant to do.
 In the Execute step, this operation is performed.

Now,let’s talk something about RISC and CISC.

RISC
The Reduced Instruction Set Computer(RISC) Architecture
was discovered by John Cocke in 1974.The new architecture
design enabled computers to run much faster than
previously.
For his efforts, Cocke received the
Technology in 1991.

US National Medal of

RISC, or Reduced Instruction Set Computer. is a type of microprocessor
architecture that utilizes a small, highly-optimized set of instructions,
rather than a more specialized set of instructions which are often found
in other types of architectures
At that time, the complex instruction set computer (CISC) architecture
was the norm.The goal of the CISC design was to complete a task in as
few lines of assembly code as possible. Architects would build complex
instructions directly into the hardware—a microprocessor would come
with a specific instruction set in which each single instruction executed a
series of operations. In this design, the compiler had to do very little
work to translate a high-level language statement into assembly
language. It was later found that many small, short instructions could
compute complex instructions more efficiently. This led to a design
called Reduced Instruction Set Computing (RISC).
Cocke and his team reduced the size of the instruction set, eliminating
certain instructions that were rarely used. "He said that we wanted a
computer with a simple architecture and a set of simple instructions that
could be executed in a single machine cycle—making the resulting
machine significantly more efficient than possible with other, more
complex computer designs.
With the new design, the CPU was only able to execute a limited set of
instructions, but it could execute them much faster because the
instructions were so simple. Each task, such as fetching an instruction,
accessing memory or writing data, could be completed within a single
machine cycle, or electronic pulse; with CISC, tasks often required
multiple machine cycles, taking at least twice as long to execute a task.
• RISC architectures represent an important innovation in the area of
computer organization.
• The RISC architecture is an attempt to produce more CPU power by
simplifying the instruction set of the CPU.
• One of the main concerns of RISC designers was to maximize the
efficiency of pipelining.
Characteristics Of RISC Architecture
1. The CPU takes less silicon area to implement,and also runs faster.
2. Simple Addressing Modes.
3. Simple Instruction formats.
4. Complex Operations are executed as sequence of simple
instructions.
Advantages Of RISC Architecture
1. Less Design Complexity
2. Reducing Design Cost
3. Reducing the time between Designing And Marketing.
Disadvantages Of RISC
1. It usually leads to longer programs,which needs larger memory
space to store
2. Time Consuming
3. More Memory Access may be needed

CISC
 Stands for "Complex Instruction Set Computing." This is a
type of microprocessor design. The CISC architecture contains
a large set of computer instructions that range from very
simple to very complex and specialized. CISC are chips that
are easy to program and which make efficient use of memory.
The first PC microprocessors developed were CISC chips,
because all the instructions the processor could execute were
built into the chip.
CISC was developed to make compiler development simpler. It
shifts most of the burden of generating machine instructions
to the processor. For example, instead of having to make a
compiler write long machine instructions to calculate a
square-root, a CISC processor would have a built-in ability
to do this.
The three decisions that led to the CISC philosophy are:
Use Microcode: simple logic to control the data paths between
the various elements of the processor.
In a micro programmed system, the main processor has some
built-in memory (typically ROM) that contains groups of
microcode instructions which correspond with each machinelanguage instruction.
Since the microcode memory can be much faster than main
memory, an instruction set can be implemented in microcode
without losing much speed over a purely hard-wired
implementation.
Build rich instruction sets: By using a micro programmed
design, designers could build more functionality into each
instruction.
This design cut down on the total number of instructions
required to implement a program, so it made more efficient
use of a slow main memory.
Made the job for assembly-language programmer simpler
Build high-level instruction sets :After the programmerfriendly instruction sets were built, designers started to
build instruction sets which map directly from high-level
languages.
Because microprogram instruction sets can be written to match
the constructs of high-level languages, the compiler does not
have to be as complicated.
Allows compilers to emit fewer instructions per line of
source
 CISC tries to reduce the number of instructions for a program

Advantages of CISC
 As each instruction became more capable, fewer instructions
could be used to implement a given task. This made more
efficient use of the relatively slow main memory.
 Because microprogram instruction sets can be written to
match the constructs of high-level languages, the compiler
does not have to be as complicated.
 Memory was expensive in the early days of PCs, and CISC chips
saved memory because their programming could be fed directly
into the processor.
 Microprogramming is as easy as assembly language to
implement, and much less expensive than hardwiring a control
unit.

Disadvantages Of CISC
 As many instructions as possible could be stored in memory
with the least possible wasted space, individual instructions
could be of almost any length this means that different
instructions will take different amounts of clock time to
execute, slowing down the overall performance of the
machine.
 Many specialized instructions aren't used frequently enough
to justify their existence --- approximately 20% of the
available instructions are used in a typical program.

More Related Content

What's hot

Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
Manish Prajapati
 
Cpu
CpuCpu
Cache memory
Cache memoryCache memory
Cache memory
Ansari Maviya
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecture
ktosri
 
Difference between Intel i3 i5 i7
Difference between Intel i3 i5 i7Difference between Intel i3 i5 i7
Difference between Intel i3 i5 i7
Mohammad Danish
 
Computer registers
Computer registersComputer registers
Computer registers
DeepikaT13
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
Asif Iqbal
 
Firmware analysis 101
Firmware analysis 101Firmware analysis 101
Firmware analysis 101
veerababu penugonda(Mr-IoT)
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
Sadaf Rasheed
 
Memory Management in OS
Memory Management in OSMemory Management in OS
Memory Management in OS
vampugani
 
Cpu scheduling in operating System.
Cpu scheduling in operating System.Cpu scheduling in operating System.
Cpu scheduling in operating System.
Ravi Kumar Patel
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
rishi ram khanal
 
SCSI(small computer system interface)
SCSI(small computer system interface)SCSI(small computer system interface)
SCSI(small computer system interface)
Niraj Lamichhane
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
Subhasis Dash
 
CISC VS CISC
CISC VS CISCCISC VS CISC
Operating system memory management
Operating system memory managementOperating system memory management
Operating system memory management
rprajat007
 
INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
Kamran Ashraf
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
Nikhil Pandit
 
Real time Operating System
Real time Operating SystemReal time Operating System
Real time Operating System
Tech_MX
 
Processor Organization
Processor OrganizationProcessor Organization
Processor Organization
Dominik Salvet
 

What's hot (20)

Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Cpu
CpuCpu
Cpu
 
Cache memory
Cache memoryCache memory
Cache memory
 
CS4109 Computer System Architecture
CS4109 Computer System ArchitectureCS4109 Computer System Architecture
CS4109 Computer System Architecture
 
Difference between Intel i3 i5 i7
Difference between Intel i3 i5 i7Difference between Intel i3 i5 i7
Difference between Intel i3 i5 i7
 
Computer registers
Computer registersComputer registers
Computer registers
 
Register organization, stack
Register organization, stackRegister organization, stack
Register organization, stack
 
Firmware analysis 101
Firmware analysis 101Firmware analysis 101
Firmware analysis 101
 
ADDRESSING MODES
ADDRESSING MODESADDRESSING MODES
ADDRESSING MODES
 
Memory Management in OS
Memory Management in OSMemory Management in OS
Memory Management in OS
 
Cpu scheduling in operating System.
Cpu scheduling in operating System.Cpu scheduling in operating System.
Cpu scheduling in operating System.
 
General register organization (computer organization)
General register organization  (computer organization)General register organization  (computer organization)
General register organization (computer organization)
 
SCSI(small computer system interface)
SCSI(small computer system interface)SCSI(small computer system interface)
SCSI(small computer system interface)
 
Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1) Computer Organisation & Architecture (chapter 1)
Computer Organisation & Architecture (chapter 1)
 
CISC VS CISC
CISC VS CISCCISC VS CISC
CISC VS CISC
 
Operating system memory management
Operating system memory managementOperating system memory management
Operating system memory management
 
INSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISMINSTRUCTION LEVEL PARALLALISM
INSTRUCTION LEVEL PARALLALISM
 
Register transfer and micro-operation
Register transfer and micro-operationRegister transfer and micro-operation
Register transfer and micro-operation
 
Real time Operating System
Real time Operating SystemReal time Operating System
Real time Operating System
 
Processor Organization
Processor OrganizationProcessor Organization
Processor Organization
 

Viewers also liked

CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
Kaushik Patra
 
RISC AND CISC PROCESSOR
RISC AND CISC PROCESSORRISC AND CISC PROCESSOR
RISC AND CISC PROCESSOR
Khurram Siddiqui
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
Suvendu Kumar Dash
 
Risc cisc Difference
Risc cisc DifferenceRisc cisc Difference
Risc cisc Difference
Sehrish Asif
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
Ravikumar Tiwari
 
X-ISCKER
X-ISCKERX-ISCKER
X-ISCKER
Jose Pinilla
 
Risc vs cisc
Risc vs ciscRisc vs cisc
Risc vs cisc
Dileep Bhandarkar
 
Class Notes NEC Summer Inst.-Day 3
Class Notes NEC Summer Inst.-Day 3Class Notes NEC Summer Inst.-Day 3
Class Notes NEC Summer Inst.-Day 3
Bill Carozza, Principal, Harold Martin School
 
A Taylor CV 2016 aat
A Taylor CV  2016 aatA Taylor CV  2016 aat
A Taylor CV 2016 aat
Adrain L. Taylor
 
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
Barend Smit
 
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
Association for Project Management
 
An introduction to RICS Code of Measuring Practice - 6th Edition
An introduction to RICS Code of Measuring Practice - 6th EditionAn introduction to RICS Code of Measuring Practice - 6th Edition
An introduction to RICS Code of Measuring Practice - 6th Edition
DIEM Ltd
 
Alignment of views_final_report
Alignment of views_final_reportAlignment of views_final_report
Alignment of views_final_report
hlksd
 
Nec3 introduction
Nec3 introductionNec3 introduction
Nec3 introduction
Quigg Golden Limited
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
Sanjivani Sontakke
 
Case study of work - RICS
Case study of work - RICSCase study of work - RICS
Case study of work - RICS
rorytufano
 
Risc processors
Risc processorsRisc processors
Risc processors
Ganesh Rocky
 
FIDIC & Dispute Boards
FIDIC & Dispute BoardsFIDIC & Dispute Boards
FIDIC & Dispute Boards
FIDIC
 
CV (Rizwan Tarar)
CV (Rizwan Tarar)CV (Rizwan Tarar)
CV (Rizwan Tarar)
Rizwan Tarar
 

Viewers also liked (19)

CISC vs RISC Processor Architecture
CISC vs RISC Processor ArchitectureCISC vs RISC Processor Architecture
CISC vs RISC Processor Architecture
 
RISC AND CISC PROCESSOR
RISC AND CISC PROCESSORRISC AND CISC PROCESSOR
RISC AND CISC PROCESSOR
 
CISC & RISC Architecture
CISC & RISC Architecture CISC & RISC Architecture
CISC & RISC Architecture
 
Risc cisc Difference
Risc cisc DifferenceRisc cisc Difference
Risc cisc Difference
 
RISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van NeumannRISC Vs CISC, Harvard v/s Van Neumann
RISC Vs CISC, Harvard v/s Van Neumann
 
X-ISCKER
X-ISCKERX-ISCKER
X-ISCKER
 
Risc vs cisc
Risc vs ciscRisc vs cisc
Risc vs cisc
 
Class Notes NEC Summer Inst.-Day 3
Class Notes NEC Summer Inst.-Day 3Class Notes NEC Summer Inst.-Day 3
Class Notes NEC Summer Inst.-Day 3
 
A Taylor CV 2016 aat
A Taylor CV  2016 aatA Taylor CV  2016 aat
A Taylor CV 2016 aat
 
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
NEC 3(ECC3) & NEC SHORT CONTRACT (ECSC3)
 
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
What is NEC 3?, by Dr Jon Broome, 31st March 2015 copyright leadingedgeprojec...
 
An introduction to RICS Code of Measuring Practice - 6th Edition
An introduction to RICS Code of Measuring Practice - 6th EditionAn introduction to RICS Code of Measuring Practice - 6th Edition
An introduction to RICS Code of Measuring Practice - 6th Edition
 
Alignment of views_final_report
Alignment of views_final_reportAlignment of views_final_report
Alignment of views_final_report
 
Nec3 introduction
Nec3 introductionNec3 introduction
Nec3 introduction
 
Reduced instruction set computers
Reduced instruction set computersReduced instruction set computers
Reduced instruction set computers
 
Case study of work - RICS
Case study of work - RICSCase study of work - RICS
Case study of work - RICS
 
Risc processors
Risc processorsRisc processors
Risc processors
 
FIDIC & Dispute Boards
FIDIC & Dispute BoardsFIDIC & Dispute Boards
FIDIC & Dispute Boards
 
CV (Rizwan Tarar)
CV (Rizwan Tarar)CV (Rizwan Tarar)
CV (Rizwan Tarar)
 

Similar to Risc and cisc casestudy

Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
A B Shinde
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
karan saini
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
Chaudhary Manzoor
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
Abash shah
 
CISC.pptx
CISC.pptxCISC.pptx
CISC.pptx
UmaimaAsif3
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
Kamal Acharya
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
Asst.prof M.Gokilavani
 
R&c
R&cR&c
R&c
haider1986
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
Ghazi Gola
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
Ghazi Gola
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
ankita mundhra
 
Microprocessor presentation.pptx
Microprocessor presentation.pptxMicroprocessor presentation.pptx
Microprocessor presentation.pptx
RajeshwariBaniya
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
saimagul310
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
Ruhul Amin
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
armcomputers
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architecture
Vikas Dongre
 
Implementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applicationsImplementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applications
IOSR Journals
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
Kannan Kanagaraj
 
Area Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips ProcessorArea Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips Processor
IOSR Journals
 
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
IJERA Editor
 

Similar to Risc and cisc casestudy (20)

Processors used in System on chip
Processors used in System on chip Processors used in System on chip
Processors used in System on chip
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Risc and cisc eugene clewlow
Risc and cisc   eugene clewlowRisc and cisc   eugene clewlow
Risc and cisc eugene clewlow
 
Computer architecture
Computer architectureComputer architecture
Computer architecture
 
CISC.pptx
CISC.pptxCISC.pptx
CISC.pptx
 
Central processing unit
Central processing unitCentral processing unit
Central processing unit
 
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdfCS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
 
R&c
R&cR&c
R&c
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
 
Risc and cisc
Risc and ciscRisc and cisc
Risc and cisc
 
Risc and cisc computers
Risc and cisc computersRisc and cisc computers
Risc and cisc computers
 
Microprocessor presentation.pptx
Microprocessor presentation.pptxMicroprocessor presentation.pptx
Microprocessor presentation.pptx
 
Computer Organization.pptx
Computer Organization.pptxComputer Organization.pptx
Computer Organization.pptx
 
risc_and_cisc.ppt
risc_and_cisc.pptrisc_and_cisc.ppt
risc_and_cisc.ppt
 
Question 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdfQuestion 1. please describe an embedded system in less than 100 word.pdf
Question 1. please describe an embedded system in less than 100 word.pdf
 
Microcontroller architecture
Microcontroller architectureMicrocontroller architecture
Microcontroller architecture
 
Implementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applicationsImplementation of RISC-Based Architecture for Low power applications
Implementation of RISC-Based Architecture for Low power applications
 
Unit I_MT2301.pdf
Unit I_MT2301.pdfUnit I_MT2301.pdf
Unit I_MT2301.pdf
 
Area Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips ProcessorArea Optimized Implementation For Mips Processor
Area Optimized Implementation For Mips Processor
 
Hg3612911294
Hg3612911294Hg3612911294
Hg3612911294
 

Recently uploaded

BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptxBRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
kambal1234567890
 
Individual Performance Commitment Review Form-Developmental Plan.docx
Individual Performance Commitment Review Form-Developmental Plan.docxIndividual Performance Commitment Review Form-Developmental Plan.docx
Individual Performance Commitment Review Form-Developmental Plan.docx
monicaaringo1
 
How to Add a Filter in the Odoo 17 - Odoo 17 Slides
How to Add a Filter in the Odoo 17 - Odoo 17 SlidesHow to Add a Filter in the Odoo 17 - Odoo 17 Slides
How to Add a Filter in the Odoo 17 - Odoo 17 Slides
Celine George
 
Principles of Roods Approach!!!!!!!.pptx
Principles of Roods Approach!!!!!!!.pptxPrinciples of Roods Approach!!!!!!!.pptx
Principles of Roods Approach!!!!!!!.pptx
ibtesaam huma
 
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ..."DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
thanhluan21
 
(T.L.E.) Agriculture: Essentials of Gardening
(T.L.E.) Agriculture: Essentials of Gardening(T.L.E.) Agriculture: Essentials of Gardening
(T.L.E.) Agriculture: Essentials of Gardening
MJDuyan
 
NLC English 7 Consolidation Lesson plan for teacher
NLC English 7 Consolidation Lesson plan for teacherNLC English 7 Consolidation Lesson plan for teacher
NLC English 7 Consolidation Lesson plan for teacher
AngelicaLubrica
 
CTD Punjab Police Past Papers MCQs PPSC PDF
CTD Punjab Police Past Papers MCQs PPSC PDFCTD Punjab Police Past Papers MCQs PPSC PDF
CTD Punjab Police Past Papers MCQs PPSC PDF
hammadmughal76316
 
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
MysoreMuleSoftMeetup
 
Is Email Marketing Really Effective In 2024?
Is Email Marketing Really Effective In 2024?Is Email Marketing Really Effective In 2024?
Is Email Marketing Really Effective In 2024?
Rakesh Jalan
 
Bedok NEWater Photostory - COM322 Assessment (Story 2)
Bedok NEWater Photostory - COM322 Assessment (Story 2)Bedok NEWater Photostory - COM322 Assessment (Story 2)
Bedok NEWater Photostory - COM322 Assessment (Story 2)
Liyana Rozaini
 
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptx
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptxUnlocking Educational Synergy-DIKSHA & Google Classroom.pptx
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptx
bipin95
 
NC Public Schools Involved in NCDPI, Zipline Partnership
NC Public Schools Involved in NCDPI, Zipline PartnershipNC Public Schools Involved in NCDPI, Zipline Partnership
NC Public Schools Involved in NCDPI, Zipline Partnership
Mebane Rash
 
Split Shifts From Gantt View in the Odoo 17
Split Shifts From Gantt View in the  Odoo 17Split Shifts From Gantt View in the  Odoo 17
Split Shifts From Gantt View in the Odoo 17
Celine George
 
How to Handle the Separate Discount Account on Invoice in Odoo 17
How to Handle the Separate Discount Account on Invoice in Odoo 17How to Handle the Separate Discount Account on Invoice in Odoo 17
How to Handle the Separate Discount Account on Invoice in Odoo 17
Celine George
 
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
thanhluan21
 
NAEYC Code of Ethical Conduct Resource Book
NAEYC Code of Ethical Conduct Resource BookNAEYC Code of Ethical Conduct Resource Book
NAEYC Code of Ethical Conduct Resource Book
lakitawilson
 
Views in Odoo - Advanced Views - Pivot View in Odoo 17
Views in Odoo - Advanced Views - Pivot View in Odoo 17Views in Odoo - Advanced Views - Pivot View in Odoo 17
Views in Odoo - Advanced Views - Pivot View in Odoo 17
Celine George
 
What is Rescue Session in Odoo 17 POS - Odoo 17 Slides
What is Rescue Session in Odoo 17 POS - Odoo 17 SlidesWhat is Rescue Session in Odoo 17 POS - Odoo 17 Slides
What is Rescue Session in Odoo 17 POS - Odoo 17 Slides
Celine George
 
Edukasyong Pantahanan at Pangkabuhayan 1: Personal Hygiene
Edukasyong Pantahanan at  Pangkabuhayan 1: Personal HygieneEdukasyong Pantahanan at  Pangkabuhayan 1: Personal Hygiene
Edukasyong Pantahanan at Pangkabuhayan 1: Personal Hygiene
MJDuyan
 

Recently uploaded (20)

BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptxBRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
BRIGADA ESKWELA OPENING PROGRAM KICK OFF.pptx
 
Individual Performance Commitment Review Form-Developmental Plan.docx
Individual Performance Commitment Review Form-Developmental Plan.docxIndividual Performance Commitment Review Form-Developmental Plan.docx
Individual Performance Commitment Review Form-Developmental Plan.docx
 
How to Add a Filter in the Odoo 17 - Odoo 17 Slides
How to Add a Filter in the Odoo 17 - Odoo 17 SlidesHow to Add a Filter in the Odoo 17 - Odoo 17 Slides
How to Add a Filter in the Odoo 17 - Odoo 17 Slides
 
Principles of Roods Approach!!!!!!!.pptx
Principles of Roods Approach!!!!!!!.pptxPrinciples of Roods Approach!!!!!!!.pptx
Principles of Roods Approach!!!!!!!.pptx
 
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ..."DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
"DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY ...
 
(T.L.E.) Agriculture: Essentials of Gardening
(T.L.E.) Agriculture: Essentials of Gardening(T.L.E.) Agriculture: Essentials of Gardening
(T.L.E.) Agriculture: Essentials of Gardening
 
NLC English 7 Consolidation Lesson plan for teacher
NLC English 7 Consolidation Lesson plan for teacherNLC English 7 Consolidation Lesson plan for teacher
NLC English 7 Consolidation Lesson plan for teacher
 
CTD Punjab Police Past Papers MCQs PPSC PDF
CTD Punjab Police Past Papers MCQs PPSC PDFCTD Punjab Police Past Papers MCQs PPSC PDF
CTD Punjab Police Past Papers MCQs PPSC PDF
 
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
Configuring Single Sign-On (SSO) via Identity Management | MuleSoft Mysore Me...
 
Is Email Marketing Really Effective In 2024?
Is Email Marketing Really Effective In 2024?Is Email Marketing Really Effective In 2024?
Is Email Marketing Really Effective In 2024?
 
Bedok NEWater Photostory - COM322 Assessment (Story 2)
Bedok NEWater Photostory - COM322 Assessment (Story 2)Bedok NEWater Photostory - COM322 Assessment (Story 2)
Bedok NEWater Photostory - COM322 Assessment (Story 2)
 
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptx
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptxUnlocking Educational Synergy-DIKSHA & Google Classroom.pptx
Unlocking Educational Synergy-DIKSHA & Google Classroom.pptx
 
NC Public Schools Involved in NCDPI, Zipline Partnership
NC Public Schools Involved in NCDPI, Zipline PartnershipNC Public Schools Involved in NCDPI, Zipline Partnership
NC Public Schools Involved in NCDPI, Zipline Partnership
 
Split Shifts From Gantt View in the Odoo 17
Split Shifts From Gantt View in the  Odoo 17Split Shifts From Gantt View in the  Odoo 17
Split Shifts From Gantt View in the Odoo 17
 
How to Handle the Separate Discount Account on Invoice in Odoo 17
How to Handle the Separate Discount Account on Invoice in Odoo 17How to Handle the Separate Discount Account on Invoice in Odoo 17
How to Handle the Separate Discount Account on Invoice in Odoo 17
 
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
DANH SÁCH THÍ SINH XÉT TUYỂN SỚM ĐỦ ĐIỀU KIỆN TRÚNG TUYỂN ĐẠI HỌC CHÍNH QUY N...
 
NAEYC Code of Ethical Conduct Resource Book
NAEYC Code of Ethical Conduct Resource BookNAEYC Code of Ethical Conduct Resource Book
NAEYC Code of Ethical Conduct Resource Book
 
Views in Odoo - Advanced Views - Pivot View in Odoo 17
Views in Odoo - Advanced Views - Pivot View in Odoo 17Views in Odoo - Advanced Views - Pivot View in Odoo 17
Views in Odoo - Advanced Views - Pivot View in Odoo 17
 
What is Rescue Session in Odoo 17 POS - Odoo 17 Slides
What is Rescue Session in Odoo 17 POS - Odoo 17 SlidesWhat is Rescue Session in Odoo 17 POS - Odoo 17 Slides
What is Rescue Session in Odoo 17 POS - Odoo 17 Slides
 
Edukasyong Pantahanan at Pangkabuhayan 1: Personal Hygiene
Edukasyong Pantahanan at  Pangkabuhayan 1: Personal HygieneEdukasyong Pantahanan at  Pangkabuhayan 1: Personal Hygiene
Edukasyong Pantahanan at Pangkabuhayan 1: Personal Hygiene
 

Risc and cisc casestudy

  • 1. ---From Jayvijay.V.Shah K.J.Somaiya Institute Of Engineering And Information Technology,Sion
  • 2. CASE STUDY What is a Microprocessor?  The microprocessor, also known as the Central Processing Unit (CPU), is the brain of all computers and many household and electronic devices.  A microprocessor is an electronic component that is used by a computer to do its work. It is a central processing unit on a single integrated circuit chip containing millions of very small components including transistors, resistors, and diodes that work together. Microprocessors help to do everything from writing to searching the Web. Microprocessors carry out these instructions at incredible speed—many millions of times a second.  Multiple microprocessors, working together, are the "hearts" of datacenters, super-computers, communications products, and other digital devices.  The first microprocessor was the Intel 4004, introduced in 1971. The 4004 was not very powerful; it was primarily used to perform simple mathematical operations. Microprocessor operation Microprocessors use three steps commonly called Fetch, Decode, and Execute.  In the Fetch step, an instruction is copied from the computer memory into the microprocessor.  In the Decode step, the microprocessor figures out what operation the instruction is meant to do.
  • 3.  In the Execute step, this operation is performed. Now,let’s talk something about RISC and CISC. RISC The Reduced Instruction Set Computer(RISC) Architecture was discovered by John Cocke in 1974.The new architecture design enabled computers to run much faster than previously. For his efforts, Cocke received the Technology in 1991. US National Medal of RISC, or Reduced Instruction Set Computer. is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions, rather than a more specialized set of instructions which are often found in other types of architectures At that time, the complex instruction set computer (CISC) architecture was the norm.The goal of the CISC design was to complete a task in as few lines of assembly code as possible. Architects would build complex instructions directly into the hardware—a microprocessor would come with a specific instruction set in which each single instruction executed a series of operations. In this design, the compiler had to do very little work to translate a high-level language statement into assembly language. It was later found that many small, short instructions could compute complex instructions more efficiently. This led to a design called Reduced Instruction Set Computing (RISC). Cocke and his team reduced the size of the instruction set, eliminating certain instructions that were rarely used. "He said that we wanted a
  • 4. computer with a simple architecture and a set of simple instructions that could be executed in a single machine cycle—making the resulting machine significantly more efficient than possible with other, more complex computer designs. With the new design, the CPU was only able to execute a limited set of instructions, but it could execute them much faster because the instructions were so simple. Each task, such as fetching an instruction, accessing memory or writing data, could be completed within a single machine cycle, or electronic pulse; with CISC, tasks often required multiple machine cycles, taking at least twice as long to execute a task. • RISC architectures represent an important innovation in the area of computer organization. • The RISC architecture is an attempt to produce more CPU power by simplifying the instruction set of the CPU. • One of the main concerns of RISC designers was to maximize the efficiency of pipelining. Characteristics Of RISC Architecture 1. The CPU takes less silicon area to implement,and also runs faster. 2. Simple Addressing Modes. 3. Simple Instruction formats. 4. Complex Operations are executed as sequence of simple instructions. Advantages Of RISC Architecture 1. Less Design Complexity 2. Reducing Design Cost 3. Reducing the time between Designing And Marketing. Disadvantages Of RISC 1. It usually leads to longer programs,which needs larger memory space to store 2. Time Consuming
  • 5. 3. More Memory Access may be needed CISC  Stands for "Complex Instruction Set Computing." This is a type of microprocessor design. The CISC architecture contains a large set of computer instructions that range from very simple to very complex and specialized. CISC are chips that are easy to program and which make efficient use of memory. The first PC microprocessors developed were CISC chips, because all the instructions the processor could execute were built into the chip. CISC was developed to make compiler development simpler. It shifts most of the burden of generating machine instructions to the processor. For example, instead of having to make a compiler write long machine instructions to calculate a square-root, a CISC processor would have a built-in ability to do this. The three decisions that led to the CISC philosophy are: Use Microcode: simple logic to control the data paths between the various elements of the processor. In a micro programmed system, the main processor has some built-in memory (typically ROM) that contains groups of microcode instructions which correspond with each machinelanguage instruction. Since the microcode memory can be much faster than main memory, an instruction set can be implemented in microcode without losing much speed over a purely hard-wired implementation.
  • 6. Build rich instruction sets: By using a micro programmed design, designers could build more functionality into each instruction. This design cut down on the total number of instructions required to implement a program, so it made more efficient use of a slow main memory. Made the job for assembly-language programmer simpler Build high-level instruction sets :After the programmerfriendly instruction sets were built, designers started to build instruction sets which map directly from high-level languages. Because microprogram instruction sets can be written to match the constructs of high-level languages, the compiler does not have to be as complicated. Allows compilers to emit fewer instructions per line of source  CISC tries to reduce the number of instructions for a program Advantages of CISC  As each instruction became more capable, fewer instructions could be used to implement a given task. This made more efficient use of the relatively slow main memory.  Because microprogram instruction sets can be written to match the constructs of high-level languages, the compiler does not have to be as complicated.  Memory was expensive in the early days of PCs, and CISC chips saved memory because their programming could be fed directly into the processor.  Microprogramming is as easy as assembly language to implement, and much less expensive than hardwiring a control
  • 7. unit. Disadvantages Of CISC  As many instructions as possible could be stored in memory with the least possible wasted space, individual instructions could be of almost any length this means that different instructions will take different amounts of clock time to execute, slowing down the overall performance of the machine.  Many specialized instructions aren't used frequently enough to justify their existence --- approximately 20% of the available instructions are used in a typical program.