SlideShare a Scribd company logo
1 of 21
- M.Senthil Kumar, AP/CSE
CS6303 – COMPUTER
ARCHITECTURE
(Regulation 2013)
UNIT II – Arithmetic
Operations
Unit – II Syllabus
CA by M.Senthil Kumar
5.1. ALU
5.2. Addition and subtraction (BB)
5.3. Multiplication
5.4. Division
5.5. Floating Point operations
5.6. Sub word parallelism
5.1. ALU Design
CA by M.Senthil Kumar home
An Arithmetic Logic Unit (ALU) is a digital
electronic circuit that performs arithmetic
and bitwise logical operations on integer
binary numbers.
It is a fundamental building block of the
CPU in all computers.
The inputs to an ALU are the data to be
operated on and a code indicating the
operation to be performed.
ALU – How it works in computer?
5.1. ALU (Contd..)
CA by M.Senthil Kumar home
5.3. Multiplication
CA by M.Senthil Kumar
Normal Multiplication is done as:
home
5.3.Multiplication (H/W)
CA by M.Senthil Kumar
home
5.3.Multiplication (H/W)
CA by M.Senthil Kumar
home
5.3. Multiplication (Booth’s)
CA by M.Senthil Kumar
Booths Multiplication Recoding table:
home
5.3. Multiplication (Booth’s)
CA by M.Senthil Kumar home
5.4. Division
CA by M.Senthil Kumar
home
5.4. Division
CA by M.Senthil Kumar
home
5.4. Division (Restoring Algm)
CA by M.Senthil Kumar
home
5.4. Division (Restoring Algm)
CA by M.Senthil Kumar home
5.4 Division (Non-Restoring Algm)
CA by M.Senthil Kumar home
5.5. Floating point Operations
CA by M.Senthil Kumar
home
5.5. Floating point Operations
CA by M.Senthil Kumar home
 Going beyond signed and unsigned integers, programming
languages support numbers with fractions, which are called
real's in mathematics.
 Eg:0.000000001ten or 1.0ten x10-9
 Notice that in the last case, the number didn’t represent a
small fraction, but it was bigger than we could represent
with a 32-bit signed integer.
 The alternative notation for the last two numbers is called
scientific notation, which has a single digit to the left of
the decimal point. A number in scientific notation that has no
leading 0s is called a normalized number, which is the
usual way to write it. For example, 1.0ten × 10-9 is in
normalized scientific notation, but 0.1ten × 10-8 and 10.0ten
× 10 -10 are not.
5.5. Floating point Operations
(Contd..) A designer of a floating-point representation must find
a compromise between the size of the fraction and
the size of the exponent, because a fixed word
size means you must take a bit from one to add a bit
to the other.
 This tradeoff is between precision and range:
increasing the size of the fraction enhances the
precision of the fraction, while increasing the size of
the exponent increases the range of numbers that
can be represented.
 Floating-point numbers are usually a multiple of the
size of a word.
CA by M.Senthil Kumar home
5.5. Floating point Operations
(Contd..)
 F involves the value in the fraction field;
 E involves the value in the exponent field;
CA by M.Senthil Kumar home
5.5. Floating point Operations
CA by M.Senthil Kumar
home
5.6. Sub Word Parallelism
 It's another name for SIMD-Within-A-Register (SWAR), or register-
sized vector operations.
 The idea is that if you have registers which can hold machine words
of multiple times of your data type size, you can pack several data
elements into them, and make single instructions affect all of those
simultaneously.
 A 128-bit register, for instance, can hold two 64-bit floating point
values; as long as your 'multiply' instruction is aware that the register
is split in the middle, you can get 2 multiplications out of 1
operation.
 A sub word is a lower precision unit of data contained within a word.
 In sub word parallelism, we pack multiple subwords into a word and
then process whole words.
CA by M.Senthil Kumar
home
5.6. Sub Word Parallelism (Contd..)
 It is possible to apply subword parallelism to
noncontiguous subwords of different sizes
within a word.
 however, implementations are much simpler if
we allow only a few subword sizes and if a
single instruction operates on contiguous
subwords that are all the same size.
 One key advantage of subword parallelism is
that it allows general-purpose processors to
exploit wider word sizes even when not
processing high-precision data.CA by M.Senthil Kumar home

More Related Content

What's hot

Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInteX Research Lab
 
Arithmetic Logic Unit .
Arithmetic Logic Unit .Arithmetic Logic Unit .
Arithmetic Logic Unit .Deyaa Ahmed
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection NetworkHeman Pathak
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COARuchi Maurya
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And SubtractionKeyur Vadodariya
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Student
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O DevicesSlideshare
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartTanjarul Islam Mishu
 
Artificial Intelligence Notes Unit 1
Artificial Intelligence Notes Unit 1 Artificial Intelligence Notes Unit 1
Artificial Intelligence Notes Unit 1 DigiGurukul
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementationkavitha2009
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control Anuj Modi
 
Integer Representation
Integer RepresentationInteger Representation
Integer Representationgavhays
 

What's hot (20)

Instruction pipeline: Computer Architecture
Instruction pipeline: Computer ArchitectureInstruction pipeline: Computer Architecture
Instruction pipeline: Computer Architecture
 
Arithmetic Logic Unit .
Arithmetic Logic Unit .Arithmetic Logic Unit .
Arithmetic Logic Unit .
 
Pipelining & All Hazards Solution
Pipelining  & All Hazards SolutionPipelining  & All Hazards Solution
Pipelining & All Hazards Solution
 
Cache memory
Cache memoryCache memory
Cache memory
 
Interconnection Network
Interconnection NetworkInterconnection Network
Interconnection Network
 
Hybrid systems
Hybrid systemsHybrid systems
Hybrid systems
 
Types of Addressing modes- COA
Types of Addressing modes- COATypes of Addressing modes- COA
Types of Addressing modes- COA
 
Adder
Adder Adder
Adder
 
Signed Addition And Subtraction
Signed Addition And SubtractionSigned Addition And Subtraction
Signed Addition And Subtraction
 
Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)Arithmetic Logic Unit (ALU)
Arithmetic Logic Unit (ALU)
 
Accessing I/O Devices
Accessing I/O DevicesAccessing I/O Devices
Accessing I/O Devices
 
Multiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchartMultiplication algorithm, hardware and flowchart
Multiplication algorithm, hardware and flowchart
 
Loop optimization
Loop optimizationLoop optimization
Loop optimization
 
Artificial Intelligence Notes Unit 1
Artificial Intelligence Notes Unit 1 Artificial Intelligence Notes Unit 1
Artificial Intelligence Notes Unit 1
 
Memory mapping
Memory mappingMemory mapping
Memory mapping
 
Basic MIPS implementation
Basic MIPS implementationBasic MIPS implementation
Basic MIPS implementation
 
Microprogram Control
Microprogram Control Microprogram Control
Microprogram Control
 
Integer Representation
Integer RepresentationInteger Representation
Integer Representation
 
Processes and threads
Processes and threadsProcesses and threads
Processes and threads
 
Parallel processing
Parallel processingParallel processing
Parallel processing
 

Similar to Cs6303 unit2

International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentIJERD Editor
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaVLSICS Design
 
Lesson 26. Optimization of 64-bit programs
Lesson 26. Optimization of 64-bit programsLesson 26. Optimization of 64-bit programs
Lesson 26. Optimization of 64-bit programsPVS-Studio
 
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...IRJET Journal
 
Advance data structure
Advance data structureAdvance data structure
Advance data structureashok kumar
 
Data representation computer architecture
Data representation  computer architectureData representation  computer architecture
Data representation computer architecturestudy cse
 
The Role Of Software And Hardware As A Common Part Of The...
The Role Of Software And Hardware As A Common Part Of The...The Role Of Software And Hardware As A Common Part Of The...
The Role Of Software And Hardware As A Common Part Of The...Sheena Crouch
 
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...jmicro
 
Interview questions_mod.pdf
Interview questions_mod.pdfInterview questions_mod.pdf
Interview questions_mod.pdfRajb54
 
Interview questions
Interview questionsInterview questions
Interview questionsmaverick2203
 
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOGDOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOGIJCI JOURNAL
 
07 -pointers_and_memory_alloc
07  -pointers_and_memory_alloc07  -pointers_and_memory_alloc
07 -pointers_and_memory_allocHector Garzo
 

Similar to Cs6303 unit2 (20)

International Journal of Engineering Research and Development
International Journal of Engineering Research and DevelopmentInternational Journal of Engineering Research and Development
International Journal of Engineering Research and Development
 
CS6303 Computer Architecture.pdf
CS6303 Computer Architecture.pdfCS6303 Computer Architecture.pdf
CS6303 Computer Architecture.pdf
 
Design and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpgaDesign and implementation of complex floating point processor using fpga
Design and implementation of complex floating point processor using fpga
 
Lesson 26. Optimization of 64-bit programs
Lesson 26. Optimization of 64-bit programsLesson 26. Optimization of 64-bit programs
Lesson 26. Optimization of 64-bit programs
 
At36276280
At36276280At36276280
At36276280
 
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
Review on 32 bit single precision Floating point unit (FPU) Based on IEEE 754...
 
3 algorithm-and-flowchart
3 algorithm-and-flowchart3 algorithm-and-flowchart
3 algorithm-and-flowchart
 
Advance data structure
Advance data structureAdvance data structure
Advance data structure
 
Analyzing algorithms
Analyzing algorithmsAnalyzing algorithms
Analyzing algorithms
 
Data representation computer architecture
Data representation  computer architectureData representation  computer architecture
Data representation computer architecture
 
The Role Of Software And Hardware As A Common Part Of The...
The Role Of Software And Hardware As A Common Part Of The...The Role Of Software And Hardware As A Common Part Of The...
The Role Of Software And Hardware As A Common Part Of The...
 
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
DESIGN OF DOUBLE PRECISION FLOATING POINT MULTIPLICATION ALGORITHM WITH VECTO...
 
Interview questions_mod.pdf
Interview questions_mod.pdfInterview questions_mod.pdf
Interview questions_mod.pdf
 
Interview questions
Interview questionsInterview questions
Interview questions
 
Interview questions
Interview questionsInterview questions
Interview questions
 
Comparative study of single precision floating point division using differen...
Comparative study of single precision floating point division  using differen...Comparative study of single precision floating point division  using differen...
Comparative study of single precision floating point division using differen...
 
Matopt
MatoptMatopt
Matopt
 
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOGDOUBLE PRECISION FLOATING POINT CORE IN VERILOG
DOUBLE PRECISION FLOATING POINT CORE IN VERILOG
 
C++
C++C++
C++
 
07 -pointers_and_memory_alloc
07  -pointers_and_memory_alloc07  -pointers_and_memory_alloc
07 -pointers_and_memory_alloc
 

More from Sree sowdambika College of Engineering (17)

Qfd example
Qfd   exampleQfd   example
Qfd example
 
Iso 9000 2000
Iso 9000 2000Iso 9000 2000
Iso 9000 2000
 
Iso 14000
Iso 14000Iso 14000
Iso 14000
 
Process capability
Process capabilityProcess capability
Process capability
 
Taguchi quality loss function
Taguchi quality loss functionTaguchi quality loss function
Taguchi quality loss function
 
Tpm performance measure
Tpm performance measureTpm performance measure
Tpm performance measure
 
Qfd
QfdQfd
Qfd
 
Quality function deployment
Quality function deploymentQuality function deployment
Quality function deployment
 
Tqm unit 4
Tqm unit 4Tqm unit 4
Tqm unit 4
 
GE6757 - TQM - Unit 4 - TOOLS & TECHNIQUES II
GE6757 - TQM - Unit 4 - TOOLS & TECHNIQUES IIGE6757 - TQM - Unit 4 - TOOLS & TECHNIQUES II
GE6757 - TQM - Unit 4 - TOOLS & TECHNIQUES II
 
Ge6757 t17
Ge6757   t17Ge6757   t17
Ge6757 t17
 
Benchmarking tqm
Benchmarking tqmBenchmarking tqm
Benchmarking tqm
 
Ge6757 unit2
Ge6757   unit2Ge6757   unit2
Ge6757 unit2
 
Ge6757 tqm tools and techniques i
Ge6757   tqm tools and techniques iGe6757   tqm tools and techniques i
Ge6757 tqm tools and techniques i
 
CS6303 - Computer Architecture
CS6303 - Computer ArchitectureCS6303 - Computer Architecture
CS6303 - Computer Architecture
 
Ge6757 - Total Quality Management
Ge6757 - Total Quality ManagementGe6757 - Total Quality Management
Ge6757 - Total Quality Management
 
GE6757 - TOTAL QUALITY MANAGEMENT
GE6757 - TOTAL QUALITY MANAGEMENTGE6757 - TOTAL QUALITY MANAGEMENT
GE6757 - TOTAL QUALITY MANAGEMENT
 

Recently uploaded

PSYCHIATRIC History collection FORMAT.pptx
PSYCHIATRIC   History collection FORMAT.pptxPSYCHIATRIC   History collection FORMAT.pptx
PSYCHIATRIC History collection FORMAT.pptxPoojaSen20
 
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxRoyAbrique
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsanshu789521
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introductionMaksud Ahmed
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13Steve Thomason
 
Crayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon ACrayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon AUnboundStockton
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docxPoojaSen20
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxheathfieldcps1
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingTechSoup
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAssociation for Project Management
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptxVS Mahajan Coaching Centre
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesFatimaKhan178732
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Krashi Coaching
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxiammrhaywood
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Sapana Sha
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)eniolaolutunde
 

Recently uploaded (20)

PSYCHIATRIC History collection FORMAT.pptx
PSYCHIATRIC   History collection FORMAT.pptxPSYCHIATRIC   History collection FORMAT.pptx
PSYCHIATRIC History collection FORMAT.pptx
 
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
 
Presiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha electionsPresiding Officer Training module 2024 lok sabha elections
Presiding Officer Training module 2024 lok sabha elections
 
microwave assisted reaction. General introduction
microwave assisted reaction. General introductionmicrowave assisted reaction. General introduction
microwave assisted reaction. General introduction
 
The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13The Most Excellent Way | 1 Corinthians 13
The Most Excellent Way | 1 Corinthians 13
 
Crayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon ACrayon Activity Handout For the Crayon A
Crayon Activity Handout For the Crayon A
 
MENTAL STATUS EXAMINATION format.docx
MENTAL     STATUS EXAMINATION format.docxMENTAL     STATUS EXAMINATION format.docx
MENTAL STATUS EXAMINATION format.docx
 
The basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptxThe basics of sentences session 2pptx copy.pptx
The basics of sentences session 2pptx copy.pptx
 
Grant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy ConsultingGrant Readiness 101 TechSoup and Remy Consulting
Grant Readiness 101 TechSoup and Remy Consulting
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
APM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across SectorsAPM Welcome, APM North West Network Conference, Synergies Across Sectors
APM Welcome, APM North West Network Conference, Synergies Across Sectors
 
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions  for the students and aspirants of Chemistry12th.pptxOrganic Name Reactions  for the students and aspirants of Chemistry12th.pptx
Organic Name Reactions for the students and aspirants of Chemistry12th.pptx
 
Separation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and ActinidesSeparation of Lanthanides/ Lanthanides and Actinides
Separation of Lanthanides/ Lanthanides and Actinides
 
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
Model Call Girl in Tilak Nagar Delhi reach out to us at 🔝9953056974🔝
 
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
Kisan Call Centre - To harness potential of ICT in Agriculture by answer farm...
 
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptxSOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
SOCIAL AND HISTORICAL CONTEXT - LFTVD.pptx
 
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111Call Girls in Dwarka Mor Delhi Contact Us 9654467111
Call Girls in Dwarka Mor Delhi Contact Us 9654467111
 
Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)Software Engineering Methodologies (overview)
Software Engineering Methodologies (overview)
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdfTataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
 

Cs6303 unit2

  • 1. - M.Senthil Kumar, AP/CSE CS6303 – COMPUTER ARCHITECTURE (Regulation 2013) UNIT II – Arithmetic Operations
  • 2. Unit – II Syllabus CA by M.Senthil Kumar 5.1. ALU 5.2. Addition and subtraction (BB) 5.3. Multiplication 5.4. Division 5.5. Floating Point operations 5.6. Sub word parallelism
  • 3. 5.1. ALU Design CA by M.Senthil Kumar home
  • 4. An Arithmetic Logic Unit (ALU) is a digital electronic circuit that performs arithmetic and bitwise logical operations on integer binary numbers. It is a fundamental building block of the CPU in all computers. The inputs to an ALU are the data to be operated on and a code indicating the operation to be performed. ALU – How it works in computer? 5.1. ALU (Contd..) CA by M.Senthil Kumar home
  • 5. 5.3. Multiplication CA by M.Senthil Kumar Normal Multiplication is done as: home
  • 6. 5.3.Multiplication (H/W) CA by M.Senthil Kumar home
  • 7. 5.3.Multiplication (H/W) CA by M.Senthil Kumar home
  • 8. 5.3. Multiplication (Booth’s) CA by M.Senthil Kumar Booths Multiplication Recoding table: home
  • 9. 5.3. Multiplication (Booth’s) CA by M.Senthil Kumar home
  • 10. 5.4. Division CA by M.Senthil Kumar home
  • 11. 5.4. Division CA by M.Senthil Kumar home
  • 12. 5.4. Division (Restoring Algm) CA by M.Senthil Kumar home
  • 13. 5.4. Division (Restoring Algm) CA by M.Senthil Kumar home
  • 14. 5.4 Division (Non-Restoring Algm) CA by M.Senthil Kumar home
  • 15. 5.5. Floating point Operations CA by M.Senthil Kumar home
  • 16. 5.5. Floating point Operations CA by M.Senthil Kumar home  Going beyond signed and unsigned integers, programming languages support numbers with fractions, which are called real's in mathematics.  Eg:0.000000001ten or 1.0ten x10-9  Notice that in the last case, the number didn’t represent a small fraction, but it was bigger than we could represent with a 32-bit signed integer.  The alternative notation for the last two numbers is called scientific notation, which has a single digit to the left of the decimal point. A number in scientific notation that has no leading 0s is called a normalized number, which is the usual way to write it. For example, 1.0ten × 10-9 is in normalized scientific notation, but 0.1ten × 10-8 and 10.0ten × 10 -10 are not.
  • 17. 5.5. Floating point Operations (Contd..) A designer of a floating-point representation must find a compromise between the size of the fraction and the size of the exponent, because a fixed word size means you must take a bit from one to add a bit to the other.  This tradeoff is between precision and range: increasing the size of the fraction enhances the precision of the fraction, while increasing the size of the exponent increases the range of numbers that can be represented.  Floating-point numbers are usually a multiple of the size of a word. CA by M.Senthil Kumar home
  • 18. 5.5. Floating point Operations (Contd..)  F involves the value in the fraction field;  E involves the value in the exponent field; CA by M.Senthil Kumar home
  • 19. 5.5. Floating point Operations CA by M.Senthil Kumar home
  • 20. 5.6. Sub Word Parallelism  It's another name for SIMD-Within-A-Register (SWAR), or register- sized vector operations.  The idea is that if you have registers which can hold machine words of multiple times of your data type size, you can pack several data elements into them, and make single instructions affect all of those simultaneously.  A 128-bit register, for instance, can hold two 64-bit floating point values; as long as your 'multiply' instruction is aware that the register is split in the middle, you can get 2 multiplications out of 1 operation.  A sub word is a lower precision unit of data contained within a word.  In sub word parallelism, we pack multiple subwords into a word and then process whole words. CA by M.Senthil Kumar home
  • 21. 5.6. Sub Word Parallelism (Contd..)  It is possible to apply subword parallelism to noncontiguous subwords of different sizes within a word.  however, implementations are much simpler if we allow only a few subword sizes and if a single instruction operates on contiguous subwords that are all the same size.  One key advantage of subword parallelism is that it allows general-purpose processors to exploit wider word sizes even when not processing high-precision data.CA by M.Senthil Kumar home