SlideShare a Scribd company logo
1 of 21
Stick Diagram
&
Lambda Based Design Rules
Presented by:
TAHSIN AL MAHI
Student ID: 140934
Year: 4 Term: I
ECE Discipline
Khulna University
Khulna
7/29/2018 ECE KU 1
7/29/2018 ECE KU 2
Presentation Outline
Top Down Hierarchy of System Design in VLSI
What is Stick Diagram
Stick Encodings
A CMOS inverter
Color Codes
Some Rules
What is Lambda Based Design Rule
Design Rules
7/29/2018 ECE KU 3
Top Down Hierarchy of System Design in VLSI
System Specifications
System Design
Subsystem Design
Logic Design
Logic Circuit Electronic Circuit
Stick Diagram
Mask Layout
Fabrication
Chip
7/29/2018 ECE KU 4
What is Stick Diagram?
o Stick diagram is a cartoon of a layout.
o Conveying layer information through the use of a color code or
monochrome encoding.
o Monochrome encodings are black and white lines.
D
S
G G
S
D
a b
Fig: (a) nMOS; (b) Stick Diagram of the nMOS
7/29/2018 ECE KU 5
Stick Encoding Layer
Diffusion Layer (n-type or p-type)
Polysilicon
Metal
Contact Cut (Diffusion layer with Metal)
Buried Contact (Diffusion layer with polysilicon)
Implant (Channel between drain and source)
Demarcation line (between n and p type)
VIA (Contact between metal 1 and metal 2)
Body to substrate connection
Stick Encodings
7/29/2018 ECE KU 6
A CMOS Inverter
D
S
G
S
D
G
a b
Fig: (a) CMOS inverter; (b) Stick diagram of the CMOS inverter
DDV
outVinV
GND
DDV
GND
inV outV
7/29/2018 ECE KU 7
Color Codes
Layer Layer Name
Metal 1
Polysilicon
n-type diffusion
p-type diffusion
Demarcation line
7/29/2018 ECE KU 8
Some Rules
Rule 1: When two or more ‘sticks’ of the same type cross or touch each
other that represents electrical contact.
Fig: Same type of sticks are crossing
7/29/2018 ECE KU 9
Some Rules…
Rule 2: When two or more ‘sticks’ of different type cross or touch each
other there is no electrical contact. If electrical contact is needed we have to
show the connection explicitly.
Fig: Electrical contact between two different sticks
7/29/2018 ECE KU 10
Some Rules…
Rule 3: When a poly crosses diffusion it represents a transistor.
Fig: Transistor made out by crossing over diffusion and polysilicon
7/29/2018 ECE KU 11
Some Rules…
Rule 4: In CMOS a demarcation line is drawn to separate the nMOS and
the pMOS.
Fig: Demarcation line separating nMOS and pMOS
7/29/2018 ECE KU 12
What is Lambda Based Design Rule
o Setting out mask dimensions along a size-independent way.
o Mead and Conway provided these rules.
o (Lambda) is a unit and can be of any value.
o According this rule line widths, separations and extensions are
expressed in terms of .
o Mask layout is designed according to Lambda Based Designed Rule.
o Nowadays, .


nm14
7/29/2018 ECE KU 13
Design Rules
Fig: Design Rules for wires (nMOS and CMOS)
3
2
2
2
2
1
2
n-diffusion p-diffusion
Minimum
width
Minimum separation
(where specified)
Polysilicon
7/29/2018 ECE KU 14
Design Rules…
Fig: Design Rules for wires (nMOS and CMOS)
3
Minimum
width
3
4
4
Minimum separation
(where specified)
4
Metal 2
Metal 1
3
7/29/2018 ECE KU 15
Design Rules…
Fig: Transistor Design Rules (nMOS and pMOS)
 22   22 
2
2
 66 
nMOS
(enhancement)
pMOS
(enhancement)
pMOS
(depletion)
7/29/2018 ECE KU 16
Design Rules…
2 Minimum
Implant for an nMOS
depletion mode
transistor to extend 2y
minimum beyond
channel in all
directions
2 Minimum
minimum
2
2 minimum
2
Fig: Transistor Design Rules (CMOS)
7/29/2018 ECE KU 17
Design Rules…
minimum3
2
minimum
Fig: Transistor Design Rules (Metal 1 to Polysilicon or to Diffusion)
7/29/2018 ECE KU 18
Design Rules…
Metal 2
Metal 1
2 minimum separation
(if other spacings allows)
Cut
 44  area of overlap with
 22  via at center
Fig: Transistor Design Rules (contact from metal 2 to metal 1 and thence to other layers)
7/29/2018 ECE KU 19
Reference
 Basic VLSI Design by Douglas A. Pucknell & Kamran Eshraghian
 Stick Diagrams, Maharishi Markandeshwar University, Haryana, India
7/29/2018 ECE KU 20
Any Questions?
7/29/2018 ECE KU 21

More Related Content

What's hot

VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design processVishal kakade
 
Short channel effects
Short channel effectsShort channel effects
Short channel effectsashish bait
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNSHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNNITHIN KALLE PALLY
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFETManishKenchi
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effectsLee Rather
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integrationkriticka sharma
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitUsha Mehta
 
Finfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clgFinfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clgARUNASUJITHA
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI illpa
 

What's hot (20)

VLSI circuit design process
VLSI circuit design processVLSI circuit design process
VLSI circuit design process
 
Stick Diagram
Stick DiagramStick Diagram
Stick Diagram
 
Velosity saturation
Velosity saturationVelosity saturation
Velosity saturation
 
THE CMOS VLSI DESIGN
THE CMOS VLSI DESIGNTHE CMOS VLSI DESIGN
THE CMOS VLSI DESIGN
 
Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)
 
Short channel effects
Short channel effectsShort channel effects
Short channel effects
 
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGNSHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
SHORT CHANNEL EFFECTS IN MOSFETS- VLSI DESIGN
 
CMOS
CMOS CMOS
CMOS
 
Layout02 (1)
Layout02 (1)Layout02 (1)
Layout02 (1)
 
Introduction to FinFET
Introduction to FinFETIntroduction to FinFET
Introduction to FinFET
 
MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
Ic tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process IntegrationIc tech unit 5- VLSI Process Integration
Ic tech unit 5- VLSI Process Integration
 
Matching concept in Microelectronics
Matching concept in MicroelectronicsMatching concept in Microelectronics
Matching concept in Microelectronics
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
Digital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational CircuitDigital VLSI Design : Combinational Circuit
Digital VLSI Design : Combinational Circuit
 
Finfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clgFinfet; My 3rd PPT in clg
Finfet; My 3rd PPT in clg
 
Introduction to VLSI
Introduction to VLSI Introduction to VLSI
Introduction to VLSI
 
Low Power VLSI Design
Low Power VLSI DesignLow Power VLSI Design
Low Power VLSI Design
 
Short channel effects
Short channel effectsShort channel effects
Short channel effects
 

Similar to Stick Diagram and Lambda Based Design Rules

MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessDr.YNM
 
edited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdfedited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdfAcademicICECE
 
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...rameshreddybattini
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rulesvein
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntnitcse
 
IRJET- Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...
IRJET-  	  Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...IRJET-  	  Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...
IRJET- Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...IRJET Journal
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaperjohn_111
 
Qfn assembly reliability
Qfn assembly reliabilityQfn assembly reliability
Qfn assembly reliabilityBob Wettermann
 
Qfn assembly reliability
Qfn assembly reliabilityQfn assembly reliability
Qfn assembly reliabilityBob Wettermann
 
QFN assembly reliability
QFN assembly reliabilityQFN assembly reliability
QFN assembly reliabilityBob Wettermann
 
LTE Reviews - PCI Analysis
LTE Reviews - PCI AnalysisLTE Reviews - PCI Analysis
LTE Reviews - PCI Analysispaulo_campolina
 

Similar to Stick Diagram and Lambda Based Design Rules (20)

VLSI-Design2
VLSI-Design2VLSI-Design2
VLSI-Design2
 
MOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design ProcessMOS and BiCMOS Circuit design Process
MOS and BiCMOS Circuit design Process
 
Layouts
LayoutsLayouts
Layouts
 
edited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdfedited_VLSI DESIGN U2-1.pdf
edited_VLSI DESIGN U2-1.pdf
 
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
CMOS VLSI PROJECT || CMOS 3-Bit Binary to Square of the given Input || MULTIP...
 
Analog vlsi
Analog vlsiAnalog vlsi
Analog vlsi
 
lect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_ruleslect5_Stick_diagram_layout_rules
lect5_Stick_diagram_layout_rules
 
Layout
LayoutLayout
Layout
 
VLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmntVLSI NOTES.docx notes for vlsi ece deptmnt
VLSI NOTES.docx notes for vlsi ece deptmnt
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
Cmos uma
Cmos umaCmos uma
Cmos uma
 
Vlsi td introduction
Vlsi td introductionVlsi td introduction
Vlsi td introduction
 
Spdas1 vlsibput
Spdas1 vlsibputSpdas1 vlsibput
Spdas1 vlsibput
 
IRJET- Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...
IRJET-  	  Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...IRJET-  	  Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...
IRJET- Design and Implementation of CMOS and CNT based 2:1 Multiplexer at...
 
Samtec whitepaper
Samtec whitepaperSamtec whitepaper
Samtec whitepaper
 
Qfn assembly reliability
Qfn assembly reliabilityQfn assembly reliability
Qfn assembly reliability
 
Qfn assembly reliability
Qfn assembly reliabilityQfn assembly reliability
Qfn assembly reliability
 
QFN assembly reliability
QFN assembly reliabilityQFN assembly reliability
QFN assembly reliability
 
Design concepts in Microelectronics
Design concepts in MicroelectronicsDesign concepts in Microelectronics
Design concepts in Microelectronics
 
LTE Reviews - PCI Analysis
LTE Reviews - PCI AnalysisLTE Reviews - PCI Analysis
LTE Reviews - PCI Analysis
 

Recently uploaded

main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidNikhilNagaraju
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxk795866
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and usesDevarapalliHaritha
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerAnamika Sarkar
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...Soham Mondal
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLDeelipZope
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )Tsuyoshi Horigome
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVRajaP95
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...srsj9000
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx959SahilShah
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 

Recently uploaded (20)

Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
main PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfidmain PPT.pptx of girls hostel security using rfid
main PPT.pptx of girls hostel security using rfid
 
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
 
Introduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptxIntroduction-To-Agricultural-Surveillance-Rover.pptx
Introduction-To-Agricultural-Surveillance-Rover.pptx
 
power system scada applications and uses
power system scada applications and usespower system scada applications and uses
power system scada applications and uses
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned Tube Exchanger
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
 
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IVHARMONY IN THE NATURE AND EXISTENCE - Unit-IV
HARMONY IN THE NATURE AND EXISTENCE - Unit-IV
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 

Stick Diagram and Lambda Based Design Rules

  • 1. Stick Diagram & Lambda Based Design Rules Presented by: TAHSIN AL MAHI Student ID: 140934 Year: 4 Term: I ECE Discipline Khulna University Khulna 7/29/2018 ECE KU 1
  • 2. 7/29/2018 ECE KU 2 Presentation Outline Top Down Hierarchy of System Design in VLSI What is Stick Diagram Stick Encodings A CMOS inverter Color Codes Some Rules What is Lambda Based Design Rule Design Rules
  • 3. 7/29/2018 ECE KU 3 Top Down Hierarchy of System Design in VLSI System Specifications System Design Subsystem Design Logic Design Logic Circuit Electronic Circuit Stick Diagram Mask Layout Fabrication Chip
  • 4. 7/29/2018 ECE KU 4 What is Stick Diagram? o Stick diagram is a cartoon of a layout. o Conveying layer information through the use of a color code or monochrome encoding. o Monochrome encodings are black and white lines. D S G G S D a b Fig: (a) nMOS; (b) Stick Diagram of the nMOS
  • 5. 7/29/2018 ECE KU 5 Stick Encoding Layer Diffusion Layer (n-type or p-type) Polysilicon Metal Contact Cut (Diffusion layer with Metal) Buried Contact (Diffusion layer with polysilicon) Implant (Channel between drain and source) Demarcation line (between n and p type) VIA (Contact between metal 1 and metal 2) Body to substrate connection Stick Encodings
  • 6. 7/29/2018 ECE KU 6 A CMOS Inverter D S G S D G a b Fig: (a) CMOS inverter; (b) Stick diagram of the CMOS inverter DDV outVinV GND DDV GND inV outV
  • 7. 7/29/2018 ECE KU 7 Color Codes Layer Layer Name Metal 1 Polysilicon n-type diffusion p-type diffusion Demarcation line
  • 8. 7/29/2018 ECE KU 8 Some Rules Rule 1: When two or more ‘sticks’ of the same type cross or touch each other that represents electrical contact. Fig: Same type of sticks are crossing
  • 9. 7/29/2018 ECE KU 9 Some Rules… Rule 2: When two or more ‘sticks’ of different type cross or touch each other there is no electrical contact. If electrical contact is needed we have to show the connection explicitly. Fig: Electrical contact between two different sticks
  • 10. 7/29/2018 ECE KU 10 Some Rules… Rule 3: When a poly crosses diffusion it represents a transistor. Fig: Transistor made out by crossing over diffusion and polysilicon
  • 11. 7/29/2018 ECE KU 11 Some Rules… Rule 4: In CMOS a demarcation line is drawn to separate the nMOS and the pMOS. Fig: Demarcation line separating nMOS and pMOS
  • 12. 7/29/2018 ECE KU 12 What is Lambda Based Design Rule o Setting out mask dimensions along a size-independent way. o Mead and Conway provided these rules. o (Lambda) is a unit and can be of any value. o According this rule line widths, separations and extensions are expressed in terms of . o Mask layout is designed according to Lambda Based Designed Rule. o Nowadays, .   nm14
  • 13. 7/29/2018 ECE KU 13 Design Rules Fig: Design Rules for wires (nMOS and CMOS) 3 2 2 2 2 1 2 n-diffusion p-diffusion Minimum width Minimum separation (where specified) Polysilicon
  • 14. 7/29/2018 ECE KU 14 Design Rules… Fig: Design Rules for wires (nMOS and CMOS) 3 Minimum width 3 4 4 Minimum separation (where specified) 4 Metal 2 Metal 1 3
  • 15. 7/29/2018 ECE KU 15 Design Rules… Fig: Transistor Design Rules (nMOS and pMOS)  22   22  2 2  66  nMOS (enhancement) pMOS (enhancement) pMOS (depletion)
  • 16. 7/29/2018 ECE KU 16 Design Rules… 2 Minimum Implant for an nMOS depletion mode transistor to extend 2y minimum beyond channel in all directions 2 Minimum minimum 2 2 minimum 2 Fig: Transistor Design Rules (CMOS)
  • 17. 7/29/2018 ECE KU 17 Design Rules… minimum3 2 minimum Fig: Transistor Design Rules (Metal 1 to Polysilicon or to Diffusion)
  • 18. 7/29/2018 ECE KU 18 Design Rules… Metal 2 Metal 1 2 minimum separation (if other spacings allows) Cut  44  area of overlap with  22  via at center Fig: Transistor Design Rules (contact from metal 2 to metal 1 and thence to other layers)
  • 19. 7/29/2018 ECE KU 19 Reference  Basic VLSI Design by Douglas A. Pucknell & Kamran Eshraghian  Stick Diagrams, Maharishi Markandeshwar University, Haryana, India
  • 20. 7/29/2018 ECE KU 20 Any Questions?