SlideShare a Scribd company logo
1 of 2
Microprocessor Evolution & Types
Intel 4004 :-
 This was the first commercially available microprocessor produced in 1971.
 This was a 4 bit microprocessor with 45 instructions and a speed of 50K instructions per
second (< ENIAC)
 This contained 2300 PMOS transistors. It was a 4 bit device used with some other
devices to use it as a calculator.
Intel 8008 :-
 In 1972, Intel designed 8008 microprocessor working with 8 bit words and Motorola
6800.
 This required 20 or more additional devices to form a functional CPU.
Intel 8080 :-
 Designed in 1974, 8080 had a larger instruction set and required only 2 additional
devices to form a functional CPU.
 NMOS transistors were used in this for faster operations.
Intel 8085 :-
 In 1977, Intel developed 8085 microprocessor with internal clock generator having
higher frequency at reduced cost and integration.
 It was a single NMOS device implemented with 6200 transistors
Intel 8086 & 8088 :-
 This is the first actual processor designed in 1978
 Object code programs created for these processors still can be executed on the latest
members of Intel Architecture (IA) family.
 8086 has 16 bit registers and 16 bit external data bus with 20-bit addressing giving 1MB
address space.
 8088 was identical to 8086, except for a smaller external data bus of 8-bits.
 These processors introduced IA segmentation, but only in real mode.
 16-bit registers could be used as pointers to address into segments of up to 64Kbytes in
size.
Intel 80286 :-
 In this processor, Protected Mode was introduced, in which segment register contents
are selectors or pointers to descriptor tables.
 The descriptor provides 24 bit base addresses, allowing a maximum physical memory
size of up to 16 Mbytes, support for virtual memory management on a segment
swapping basis, and various protection mechanisms.
 The various protection mechanisms included segement limit checking, read only and
execute only segment options, and up to four privilege levels to protect operating system
code from application or user programs.
 The hardware task switching and local descriptor tables allowed the operating system to
protect application or user programs from each other.
Intel 80386 :-
 This introduced 32 bit registers ( for operands) into the architecture, for both calculation
& addressing
 The lower half of each 32 bit register retained the properties of one of the 16 bit registers
of the earlier two generations, to provide complete upward compatibility.
 A new Virtual 8086 mode was provided to yield greater efficiency when executing
programs created for the 8086 and 8088 processors on the new 32 bit machine.
 The 32 bit addressing was supported with an external 32 bit address bus giving a $
GBytes address space and also allowed each segment to be as large as 4 Gbytes.
 The original instructions were enhanced with new 32 bit operand and addressing forms,
and completely new instructions were provided, including those for bit manipulation.
 The Intel 386TM
processor introduced paging into Intel Architecture, with the fixed 4Kbyte
page size providing method for virtual memory management which was superior when
compared to segments.
 Segmentation along with paging led to flat model addressing system in the architecture,
including complete implementations of the widely used mainframe operating system
UNIX.
Intel 80486 :-

More Related Content

What's hot

Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
Ramzi Alqrainy
 

What's hot (17)

Intel Microprocessor
Intel MicroprocessorIntel Microprocessor
Intel Microprocessor
 
Microprocessor - A Brief History
Microprocessor - A Brief HistoryMicroprocessor - A Brief History
Microprocessor - A Brief History
 
Ieee Intel
Ieee IntelIeee Intel
Ieee Intel
 
History of intel microprocessors
History of intel microprocessorsHistory of intel microprocessors
History of intel microprocessors
 
Evolution of Microprocessors
Evolution of MicroprocessorsEvolution of Microprocessors
Evolution of Microprocessors
 
Evolution of Microprocessor
Evolution of MicroprocessorEvolution of Microprocessor
Evolution of Microprocessor
 
CHAPTER1.2-1.pptx
CHAPTER1.2-1.pptxCHAPTER1.2-1.pptx
CHAPTER1.2-1.pptx
 
Microprocessors (Kostyantyn Kharchenko)
Microprocessors (Kostyantyn Kharchenko)Microprocessors (Kostyantyn Kharchenko)
Microprocessors (Kostyantyn Kharchenko)
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
History Of Microprocessors
History Of Microprocessors History Of Microprocessors
History Of Microprocessors
 
microprocessor
microprocessormicroprocessor
microprocessor
 
What is Procesor
What is Procesor What is Procesor
What is Procesor
 
A presentation on Evaluation of Microprocessor
A presentation on Evaluation of MicroprocessorA presentation on Evaluation of Microprocessor
A presentation on Evaluation of Microprocessor
 
History of microprocessors
History of microprocessorsHistory of microprocessors
History of microprocessors
 
Intel microprocessors
Intel microprocessorsIntel microprocessors
Intel microprocessors
 
Intel microprocessor history
Intel microprocessor historyIntel microprocessor history
Intel microprocessor history
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 

Similar to Microprocessor evolution

Similar to Microprocessor evolution (20)

Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
evolutionofmicroprocessors-100820113907-phpapp02.pptx
evolutionofmicroprocessors-100820113907-phpapp02.pptxevolutionofmicroprocessors-100820113907-phpapp02.pptx
evolutionofmicroprocessors-100820113907-phpapp02.pptx
 
Evolution Of Microprocessors
Evolution Of MicroprocessorsEvolution Of Microprocessors
Evolution Of Microprocessors
 
8085
80858085
8085
 
8085 micro processor- notes
8085 micro  processor- notes8085 micro  processor- notes
8085 micro processor- notes
 
Microprocessors & Microcomputers Lecture Notes
Microprocessors & Microcomputers Lecture NotesMicroprocessors & Microcomputers Lecture Notes
Microprocessors & Microcomputers Lecture Notes
 
Genesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPUGenesis & Progression of Processors in CPU
Genesis & Progression of Processors in CPU
 
Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_
 
Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_Microprocessors and its_applications_essay_
Microprocessors and its_applications_essay_
 
Micropro
MicroproMicropro
Micropro
 
introduction to MP.ppt
introduction to MP.pptintroduction to MP.ppt
introduction to MP.ppt
 
8085 manual NCIT SAROZ BISTA SIR
8085 manual NCIT SAROZ BISTA SIR8085 manual NCIT SAROZ BISTA SIR
8085 manual NCIT SAROZ BISTA SIR
 
Microprocessors and Applications
Microprocessors and ApplicationsMicroprocessors and Applications
Microprocessors and Applications
 
MICROPROCESSORS BASICS
MICROPROCESSORS BASICS MICROPROCESSORS BASICS
MICROPROCESSORS BASICS
 
Evolution of Microprocessors.pptx
Evolution of Microprocessors.pptxEvolution of Microprocessors.pptx
Evolution of Microprocessors.pptx
 
Chp 1- barrybrei -rj.pdf
Chp 1- barrybrei -rj.pdfChp 1- barrybrei -rj.pdf
Chp 1- barrybrei -rj.pdf
 
ppt 1 barrybrei.ppt
ppt 1 barrybrei.pptppt 1 barrybrei.ppt
ppt 1 barrybrei.ppt
 
Evolution of intel 4004 to i9.pptx
Evolution of intel 4004 to i9.pptxEvolution of intel 4004 to i9.pptx
Evolution of intel 4004 to i9.pptx
 
History of processor
History of processorHistory of processor
History of processor
 
Lec 03 ia32 architecture
Lec 03  ia32 architectureLec 03  ia32 architecture
Lec 03 ia32 architecture
 

More from HarshitParkar6677

More from HarshitParkar6677 (20)

Wi fi hacking
Wi fi hackingWi fi hacking
Wi fi hacking
 
D dos attack
D dos attackD dos attack
D dos attack
 
Notes chapter 6
Notes chapter  6Notes chapter  6
Notes chapter 6
 
Interface notes
Interface notesInterface notes
Interface notes
 
Chapter6 2
Chapter6 2Chapter6 2
Chapter6 2
 
Chapter6
Chapter6Chapter6
Chapter6
 
8086 cpu 1
8086 cpu 18086 cpu 1
8086 cpu 1
 
Chapter 6 notes
Chapter 6 notesChapter 6 notes
Chapter 6 notes
 
Chapter 5 notes
Chapter 5 notesChapter 5 notes
Chapter 5 notes
 
Chap6 procedures &amp; macros
Chap6 procedures &amp; macrosChap6 procedures &amp; macros
Chap6 procedures &amp; macros
 
Chapter 5 notes new
Chapter 5 notes newChapter 5 notes new
Chapter 5 notes new
 
Notes arithmetic instructions
Notes arithmetic instructionsNotes arithmetic instructions
Notes arithmetic instructions
 
Notes all instructions
Notes all instructionsNotes all instructions
Notes all instructions
 
Notes aaa aa
Notes aaa aaNotes aaa aa
Notes aaa aa
 
Notes 8086 instruction format
Notes 8086 instruction formatNotes 8086 instruction format
Notes 8086 instruction format
 
Misc
MiscMisc
Misc
 
Copy of 8086inst logical
Copy of 8086inst logicalCopy of 8086inst logical
Copy of 8086inst logical
 
Copy of 8086inst logical
Copy of 8086inst logicalCopy of 8086inst logical
Copy of 8086inst logical
 
Chapter3 program flow control instructions
Chapter3 program flow control instructionsChapter3 program flow control instructions
Chapter3 program flow control instructions
 
Chapter3 8086inst stringsl
Chapter3 8086inst stringslChapter3 8086inst stringsl
Chapter3 8086inst stringsl
 

Recently uploaded

Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
pritamlangde
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
Kamal Acharya
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 

Recently uploaded (20)

Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
NO1 Top No1 Amil Baba In Azad Kashmir, Kashmir Black Magic Specialist Expert ...
 
Digital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptxDigital Communication Essentials: DPCM, DM, and ADM .pptx
Digital Communication Essentials: DPCM, DM, and ADM .pptx
 
Path loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata ModelPath loss model, OKUMURA Model, Hata Model
Path loss model, OKUMURA Model, Hata Model
 
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
Convergence of Robotics and Gen AI offers excellent opportunities for Entrepr...
 
Worksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptxWorksharing and 3D Modeling with Revit.pptx
Worksharing and 3D Modeling with Revit.pptx
 
Design For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the startDesign For Accessibility: Getting it right from the start
Design For Accessibility: Getting it right from the start
 
Electromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptxElectromagnetic relays used for power system .pptx
Electromagnetic relays used for power system .pptx
 
Ground Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth ReinforcementGround Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth Reinforcement
 
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...Max. shear stress theory-Maximum Shear Stress Theory ​  Maximum Distortional ...
Max. shear stress theory-Maximum Shear Stress Theory ​ Maximum Distortional ...
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
 
UNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptxUNIT 4 PTRP final Convergence in probability.pptx
UNIT 4 PTRP final Convergence in probability.pptx
 
Post office management system project ..pdf
Post office management system project ..pdfPost office management system project ..pdf
Post office management system project ..pdf
 
Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257Memory Interfacing of 8086 with DMA 8257
Memory Interfacing of 8086 with DMA 8257
 
Hospital management system project report.pdf
Hospital management system project report.pdfHospital management system project report.pdf
Hospital management system project report.pdf
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
Introduction to Geographic Information Systems
Introduction to Geographic Information SystemsIntroduction to Geographic Information Systems
Introduction to Geographic Information Systems
 

Microprocessor evolution

  • 1. Microprocessor Evolution & Types Intel 4004 :-  This was the first commercially available microprocessor produced in 1971.  This was a 4 bit microprocessor with 45 instructions and a speed of 50K instructions per second (< ENIAC)  This contained 2300 PMOS transistors. It was a 4 bit device used with some other devices to use it as a calculator. Intel 8008 :-  In 1972, Intel designed 8008 microprocessor working with 8 bit words and Motorola 6800.  This required 20 or more additional devices to form a functional CPU. Intel 8080 :-  Designed in 1974, 8080 had a larger instruction set and required only 2 additional devices to form a functional CPU.  NMOS transistors were used in this for faster operations. Intel 8085 :-  In 1977, Intel developed 8085 microprocessor with internal clock generator having higher frequency at reduced cost and integration.  It was a single NMOS device implemented with 6200 transistors Intel 8086 & 8088 :-  This is the first actual processor designed in 1978  Object code programs created for these processors still can be executed on the latest members of Intel Architecture (IA) family.  8086 has 16 bit registers and 16 bit external data bus with 20-bit addressing giving 1MB address space.  8088 was identical to 8086, except for a smaller external data bus of 8-bits.  These processors introduced IA segmentation, but only in real mode.  16-bit registers could be used as pointers to address into segments of up to 64Kbytes in size. Intel 80286 :-  In this processor, Protected Mode was introduced, in which segment register contents are selectors or pointers to descriptor tables.  The descriptor provides 24 bit base addresses, allowing a maximum physical memory size of up to 16 Mbytes, support for virtual memory management on a segment swapping basis, and various protection mechanisms.
  • 2.  The various protection mechanisms included segement limit checking, read only and execute only segment options, and up to four privilege levels to protect operating system code from application or user programs.  The hardware task switching and local descriptor tables allowed the operating system to protect application or user programs from each other. Intel 80386 :-  This introduced 32 bit registers ( for operands) into the architecture, for both calculation & addressing  The lower half of each 32 bit register retained the properties of one of the 16 bit registers of the earlier two generations, to provide complete upward compatibility.  A new Virtual 8086 mode was provided to yield greater efficiency when executing programs created for the 8086 and 8088 processors on the new 32 bit machine.  The 32 bit addressing was supported with an external 32 bit address bus giving a $ GBytes address space and also allowed each segment to be as large as 4 Gbytes.  The original instructions were enhanced with new 32 bit operand and addressing forms, and completely new instructions were provided, including those for bit manipulation.  The Intel 386TM processor introduced paging into Intel Architecture, with the fixed 4Kbyte page size providing method for virtual memory management which was superior when compared to segments.  Segmentation along with paging led to flat model addressing system in the architecture, including complete implementations of the widely used mainframe operating system UNIX. Intel 80486 :-