SlideShare a Scribd company logo
1 of 16
Boolean Function
Dr. (Mrs.) Gargi Khanna
Associate Professor
Electronics & Communication Engineering Department
National Institute of Technology, Hamirpur
Boolean function
β€’ A Boolean function has:
β€’ At least one Boolean variable,
β€’ At least one Boolean operator, and
β€’ At least one input from the set {0,1}.
β€’ It produces an output that is also a member of the
set {0,1}.
Truth Table
β€’ Addition of 2 bits:
A B Sum Carry
0 0 0 0
0 1 1 0
1 0 1 0
1 1 0 1
Sum= 𝐴′
𝐡 + 𝐴𝐡′ πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴𝐡
Sum= 𝐴 + 𝐡 . (𝐴′
+ 𝐡′) πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴 + 𝐡 . 𝐴 + 𝐡′
. (𝐴′
+ 𝐡)
Truth Table
β€’ Subtraction of 2 bits:
A B Difference Borrow
0 0 0 0
0 1 1 1
1 0 1 0
1 1 0 0
Difference= 𝐴′
𝐡 + 𝐴𝐡′ π΅π‘œπ‘Ÿπ‘Ÿπ‘œπ‘€ = 𝐴′𝐡
Difference = 𝐴 + 𝐡 . (𝐴′ + 𝐡′) π΅π‘œπ‘Ÿπ‘Ÿπ‘œπ‘€ = 𝐴 + 𝐡 . 𝐴′ + 𝐡 . (A’ +B’)
Truth Table
β€’ Addition of 3 bits:
A B C Sum Carry
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Sum= 𝐴′ 𝐡′ 𝐢 + 𝐴′ 𝐡𝐢′ + 𝐴𝐡′ 𝐢′ + 𝐴𝐡𝐢
πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴′
𝐡𝐢 + 𝐴𝐡′
𝐢 + 𝐴𝐡𝐢′
+ABC
Sum= (𝐴 + 𝐡 + 𝐢). (𝐴 + 𝐡′+𝐢′)(𝐴′ + 𝐡 + 𝐢′)(𝐴′ + 𝐡′ + 𝐢)
Two-Level Implementations
β€’ Boolean functions in either SOP or POS forms
can be implemented using 2-Level
implementations.
β€’ For SOP forms AND gates will be in the first level
and a single OR gate will be in the second level.
β€’ For POS forms OR gates will be in the first level
and a single AND gate will be in the second
level.
β€’ SOP forms can be implemented using only
NAND gates, while POS forms can be
implemented using only NOR gates.
F = XZ + Y’Z + X’YZ
XZ
Y’Z
X’YZ
XZ . Y’Z . X’YZ = XZ + Y’Z + X’YZ
F = XZ + Y’Z + X’YZ
Implement the following POS function
F = (X+Z) (Y’+Z) (X’+Y+Z)
Standard SOP
β€’ Write minterms of BC + A.
Solution : BC + A Write terms
β€’ XBC + AXX Add Xs where letters are missing
β€’ A’BC, ABC Vary Xs in XBC
β€’ AB’C’, AB’C, ABC’, ABC Vary Xs in AXX
β€’ Thus BC + A = A’ BC +ABC+ AB’C’ + AB’C + A B
C’ + A B C
β€’ or BC + A = A’BC + ABC + AB’C’ + AB’C + ABC’
Standard SOP
F(A.B,C) = Ξ£m(3, 7, 4, 5, 6)
Complementary Nature of Min & Max terms
F=Ξ£m( 15, 11, 14, 13, 12)
F=П M (0,1,2,3,4,5,6,7,8,9,10)
Standard POS
Write full form of the expression Y(A,B,C) = П M (0, 1, 3, 4)
Standard SOP & POS
β€’ F= B’+A’C
β€’ X0X, 0X1
β€’ (000, 001,100,101), (001,011)
β€’ F= Ζ©m(0,1,4,5,3,8)
F(A,B,C)=(A+B)(A’+C)
β€’ (0+0+X)
(1+X+0)=(0+0+0),(0+0+1),(1+0+0),(1+1+0)
β€’ F=ПM(1,0,4,6)
Happy Learning

More Related Content

What's hot

Full custom digital ic design of priority encoder
Full custom digital ic design of priority encoderFull custom digital ic design of priority encoder
Full custom digital ic design of priority encoderVishesh Thakur
Β 
Register in Digital Logic
Register in Digital LogicRegister in Digital Logic
Register in Digital LogicISMT College
Β 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithmknightnick
Β 
Introduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexerIntroduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexerkrantikiranmanugarra
Β 
Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptxGargiKhanna1
Β 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentationmaalik123
Β 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuitsgourav kottawar
Β 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsstudent
Β 
Race around and master slave flip flop
Race around and master slave flip flopRace around and master slave flip flop
Race around and master slave flip flopShubham Singh
Β 
sequential circuits
sequential circuitssequential circuits
sequential circuitsUnsa Shakir
Β 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuitBrenda Debra
Β 
Shift Registers
Shift RegistersShift Registers
Shift RegistersAbhilash Nair
Β 
adder and subtractor
 adder and subtractor adder and subtractor
adder and subtractorUnsa Shakir
Β 

What's hot (20)

Full custom digital ic design of priority encoder
Full custom digital ic design of priority encoderFull custom digital ic design of priority encoder
Full custom digital ic design of priority encoder
Β 
MULTIPLEXER
MULTIPLEXERMULTIPLEXER
MULTIPLEXER
Β 
Register in Digital Logic
Register in Digital LogicRegister in Digital Logic
Register in Digital Logic
Β 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithm
Β 
Introduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexerIntroduction to multiplexer and demultiplexer
Introduction to multiplexer and demultiplexer
Β 
13 Boolean Algebra
13 Boolean Algebra13 Boolean Algebra
13 Boolean Algebra
Β 
Latch & Flip-Flop.pptx
Latch & Flip-Flop.pptxLatch & Flip-Flop.pptx
Latch & Flip-Flop.pptx
Β 
Addressing modes
Addressing modesAddressing modes
Addressing modes
Β 
flip flop Presentation
flip flop  Presentationflip flop  Presentation
flip flop Presentation
Β 
Switch level modeling
Switch level modelingSwitch level modeling
Switch level modeling
Β 
Combinational Circuits & Sequential Circuits
Combinational Circuits & Sequential CircuitsCombinational Circuits & Sequential Circuits
Combinational Circuits & Sequential Circuits
Β 
Flipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflopsFlipflops and Excitation tables of flipflops
Flipflops and Excitation tables of flipflops
Β 
Race around and master slave flip flop
Race around and master slave flip flopRace around and master slave flip flop
Race around and master slave flip flop
Β 
Half adder and full adder
Half adder and full adderHalf adder and full adder
Half adder and full adder
Β 
sequential circuits
sequential circuitssequential circuits
sequential circuits
Β 
Sequential circuit
Sequential circuitSequential circuit
Sequential circuit
Β 
Shift Registers
Shift RegistersShift Registers
Shift Registers
Β 
adder and subtractor
 adder and subtractor adder and subtractor
adder and subtractor
Β 
Sr Latch or Flip Flop
Sr Latch or Flip FlopSr Latch or Flip Flop
Sr Latch or Flip Flop
Β 
D and T Flip Flop
D and T Flip FlopD and T Flip Flop
D and T Flip Flop
Β 

Similar to Boolean Function SOP & POS

boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplificationUnsa Shakir
Β 
B sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesB sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesRai University
Β 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptxamudhak10
Β 
Minimizing boolean
Minimizing booleanMinimizing boolean
Minimizing booleanbelcy d mathews
Β 
Minimizing boolean
Minimizing booleanMinimizing boolean
Minimizing booleanbelcy d mathews
Β 
Minimization Technique .ppt
 Minimization Technique .ppt Minimization Technique .ppt
Minimization Technique .pptAshishChandrakar12
Β 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01guestde204e
Β 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptxDanicaHeusdens
Β 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).pptKrishnavenimanickam2
Β 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebrablaircomp2003
Β 
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptx
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptxUnit_2_Boolean_algebra_and_Karnaugh_maps.pptx
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptxKartikkalaspurkar1
Β 
Unit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdfUnit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdfShirazHusain4
Β 
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital componentBca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital componentRai University
Β 
logic gates
logic gates logic gates
logic gates MohiniChorat
Β 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Satya P. Joshi
Β 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Satya P. Joshi
Β 
3. Boolean Algebra.pptx
3. Boolean Algebra.pptx3. Boolean Algebra.pptx
3. Boolean Algebra.pptxNaveenPunia5
Β 
B.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital componentB.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital componentRai University
Β 

Similar to Boolean Function SOP & POS (20)

boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
Β 
B sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gatesB sc cs i bo-de u-ii logic gates
B sc cs i bo-de u-ii logic gates
Β 
UNIT - II.pptx
UNIT - II.pptxUNIT - II.pptx
UNIT - II.pptx
Β 
Minimizing boolean
Minimizing booleanMinimizing boolean
Minimizing boolean
Β 
Minimizing boolean
Minimizing booleanMinimizing boolean
Minimizing boolean
Β 
Minimization Technique .ppt
 Minimization Technique .ppt Minimization Technique .ppt
Minimization Technique .ppt
Β 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
Β 
2 Combinational Logic Circuit 01
2 Combinational Logic Circuit 012 Combinational Logic Circuit 01
2 Combinational Logic Circuit 01
Β 
Logic Gates.pptx
Logic Gates.pptxLogic Gates.pptx
Logic Gates.pptx
Β 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
Β 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
Β 
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptx
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptxUnit_2_Boolean_algebra_and_Karnaugh_maps.pptx
Unit_2_Boolean_algebra_and_Karnaugh_maps.pptx
Β 
Unit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdfUnit 2 Boolean Algebra and Logic Gates.pdf
Unit 2 Boolean Algebra and Logic Gates.pdf
Β 
Decppt
DecpptDecppt
Decppt
Β 
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital componentBca 2nd sem-u-1.5 digital logic circuits, digital component
Bca 2nd sem-u-1.5 digital logic circuits, digital component
Β 
logic gates
logic gates logic gates
logic gates
Β 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Β 
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates. Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
Β 
3. Boolean Algebra.pptx
3. Boolean Algebra.pptx3. Boolean Algebra.pptx
3. Boolean Algebra.pptx
Β 
B.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital componentB.sc cs-ii-u-1.5 digital logic circuits, digital component
B.sc cs-ii-u-1.5 digital logic circuits, digital component
Β 

More from GargiKhanna1

MOS logic family
MOS logic familyMOS logic family
MOS logic familyGargiKhanna1
Β 
Digital Counter Design
 Digital Counter Design Digital Counter Design
Digital Counter DesignGargiKhanna1
Β 
Multiplexers and Demultiplexers
Multiplexers and DemultiplexersMultiplexers and Demultiplexers
Multiplexers and DemultiplexersGargiKhanna1
Β 
Karnaugh Map
Karnaugh MapKarnaugh Map
Karnaugh MapGargiKhanna1
Β 
Error detection and correction codes
Error detection and correction codesError detection and correction codes
Error detection and correction codesGargiKhanna1
Β 
Number system
Number system Number system
Number system GargiKhanna1
Β 
Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction GargiKhanna1
Β 
Architectural Level Techniques
Architectural Level TechniquesArchitectural Level Techniques
Architectural Level TechniquesGargiKhanna1
Β 
Probabilistic Power Analysis
Probabilistic Power AnalysisProbabilistic Power Analysis
Probabilistic Power AnalysisGargiKhanna1
Β 
Monte carlo analysis
Monte carlo analysisMonte carlo analysis
Monte carlo analysisGargiKhanna1
Β 
Simulation power analysis low power vlsi
Simulation power analysis   low power vlsiSimulation power analysis   low power vlsi
Simulation power analysis low power vlsiGargiKhanna1
Β 
Binary codes
Binary codesBinary codes
Binary codesGargiKhanna1
Β 
Binary Arithmetic
Binary ArithmeticBinary Arithmetic
Binary ArithmeticGargiKhanna1
Β 

More from GargiKhanna1 (15)

MOS logic family
MOS logic familyMOS logic family
MOS logic family
Β 
Digital Counter Design
 Digital Counter Design Digital Counter Design
Digital Counter Design
Β 
Multiplexers and Demultiplexers
Multiplexers and DemultiplexersMultiplexers and Demultiplexers
Multiplexers and Demultiplexers
Β 
Karnaugh Map
Karnaugh MapKarnaugh Map
Karnaugh Map
Β 
Error detection and correction codes
Error detection and correction codesError detection and correction codes
Error detection and correction codes
Β 
Number system
Number system Number system
Number system
Β 
Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction Logic Level Techniques for Power Reduction
Logic Level Techniques for Power Reduction
Β 
Architectural Level Techniques
Architectural Level TechniquesArchitectural Level Techniques
Architectural Level Techniques
Β 
Probabilistic Power Analysis
Probabilistic Power AnalysisProbabilistic Power Analysis
Probabilistic Power Analysis
Β 
Monte carlo analysis
Monte carlo analysisMonte carlo analysis
Monte carlo analysis
Β 
Simulation power analysis low power vlsi
Simulation power analysis   low power vlsiSimulation power analysis   low power vlsi
Simulation power analysis low power vlsi
Β 
Logic gate
Logic gateLogic gate
Logic gate
Β 
Logic Gates
Logic GatesLogic Gates
Logic Gates
Β 
Binary codes
Binary codesBinary codes
Binary codes
Β 
Binary Arithmetic
Binary ArithmeticBinary Arithmetic
Binary Arithmetic
Β 

Recently uploaded

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
Β 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
Β 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
Β 
EduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIEduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIkoyaldeepu123
Β 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
Β 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024hassan khalil
Β 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
Β 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
Β 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
Β 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...srsj9000
Β 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
Β 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
Β 
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSCAESB
Β 
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube ExchangerAnamika Sarkar
Β 
DATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage exampleDATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage examplePragyanshuParadkar1
Β 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfAsst.prof M.Gokilavani
Β 

Recently uploaded (20)

Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
Β 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
Β 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
Β 
EduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AIEduAI - E learning Platform integrated with AI
EduAI - E learning Platform integrated with AI
Β 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
Β 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
Β 
Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024Architect Hassan Khalil Portfolio for 2024
Architect Hassan Khalil Portfolio for 2024
Β 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
Β 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
Β 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
Β 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Β 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
Β 
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
Β 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
Β 
GDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentationGDSC ASEB Gen AI study jams presentation
GDSC ASEB Gen AI study jams presentation
Β 
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube ExchangerStudy on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube Exchanger
Study on Air-Water & Water-Water Heat Exchange in a Finned ο»ΏTube Exchanger
Β 
young call girls in Rajiv ChowkπŸ” 9953056974 πŸ” Delhi escort Service
young call girls in Rajiv ChowkπŸ” 9953056974 πŸ” Delhi escort Serviceyoung call girls in Rajiv ChowkπŸ” 9953056974 πŸ” Delhi escort Service
young call girls in Rajiv ChowkπŸ” 9953056974 πŸ” Delhi escort Service
Β 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Β 
DATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage exampleDATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage example
Β 
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdfCCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
CCS355 Neural Networks & Deep Learning Unit 1 PDF notes with Question bank .pdf
Β 

Boolean Function SOP & POS

  • 1. Boolean Function Dr. (Mrs.) Gargi Khanna Associate Professor Electronics & Communication Engineering Department National Institute of Technology, Hamirpur
  • 2. Boolean function β€’ A Boolean function has: β€’ At least one Boolean variable, β€’ At least one Boolean operator, and β€’ At least one input from the set {0,1}. β€’ It produces an output that is also a member of the set {0,1}.
  • 3. Truth Table β€’ Addition of 2 bits: A B Sum Carry 0 0 0 0 0 1 1 0 1 0 1 0 1 1 0 1 Sum= 𝐴′ 𝐡 + 𝐴𝐡′ πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴𝐡 Sum= 𝐴 + 𝐡 . (𝐴′ + 𝐡′) πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴 + 𝐡 . 𝐴 + 𝐡′ . (𝐴′ + 𝐡)
  • 4. Truth Table β€’ Subtraction of 2 bits: A B Difference Borrow 0 0 0 0 0 1 1 1 1 0 1 0 1 1 0 0 Difference= 𝐴′ 𝐡 + 𝐴𝐡′ π΅π‘œπ‘Ÿπ‘Ÿπ‘œπ‘€ = 𝐴′𝐡 Difference = 𝐴 + 𝐡 . (𝐴′ + 𝐡′) π΅π‘œπ‘Ÿπ‘Ÿπ‘œπ‘€ = 𝐴 + 𝐡 . 𝐴′ + 𝐡 . (A’ +B’)
  • 5. Truth Table β€’ Addition of 3 bits: A B C Sum Carry 0 0 0 0 0 0 0 1 1 0 0 1 0 1 0 0 1 1 0 1 1 0 0 1 0 1 0 1 0 1 1 1 0 0 1 1 1 1 1 1 Sum= 𝐴′ 𝐡′ 𝐢 + 𝐴′ 𝐡𝐢′ + 𝐴𝐡′ 𝐢′ + 𝐴𝐡𝐢 πΆπ‘Žπ‘Ÿπ‘Ÿπ‘¦ = 𝐴′ 𝐡𝐢 + 𝐴𝐡′ 𝐢 + 𝐴𝐡𝐢′ +ABC Sum= (𝐴 + 𝐡 + 𝐢). (𝐴 + 𝐡′+𝐢′)(𝐴′ + 𝐡 + 𝐢′)(𝐴′ + 𝐡′ + 𝐢)
  • 6. Two-Level Implementations β€’ Boolean functions in either SOP or POS forms can be implemented using 2-Level implementations. β€’ For SOP forms AND gates will be in the first level and a single OR gate will be in the second level. β€’ For POS forms OR gates will be in the first level and a single AND gate will be in the second level. β€’ SOP forms can be implemented using only NAND gates, while POS forms can be implemented using only NOR gates.
  • 7.
  • 8. F = XZ + Y’Z + X’YZ XZ Y’Z X’YZ XZ . Y’Z . X’YZ = XZ + Y’Z + X’YZ F = XZ + Y’Z + X’YZ
  • 9. Implement the following POS function F = (X+Z) (Y’+Z) (X’+Y+Z)
  • 10. Standard SOP β€’ Write minterms of BC + A. Solution : BC + A Write terms β€’ XBC + AXX Add Xs where letters are missing β€’ A’BC, ABC Vary Xs in XBC β€’ AB’C’, AB’C, ABC’, ABC Vary Xs in AXX β€’ Thus BC + A = A’ BC +ABC+ AB’C’ + AB’C + A B C’ + A B C β€’ or BC + A = A’BC + ABC + AB’C’ + AB’C + ABC’
  • 11. Standard SOP F(A.B,C) = Ξ£m(3, 7, 4, 5, 6)
  • 12. Complementary Nature of Min & Max terms
  • 13. F=Ξ£m( 15, 11, 14, 13, 12) F=П M (0,1,2,3,4,5,6,7,8,9,10)
  • 14. Standard POS Write full form of the expression Y(A,B,C) = П M (0, 1, 3, 4)
  • 15. Standard SOP & POS β€’ F= B’+A’C β€’ X0X, 0X1 β€’ (000, 001,100,101), (001,011) β€’ F= Ζ©m(0,1,4,5,3,8) F(A,B,C)=(A+B)(A’+C) β€’ (0+0+X) (1+X+0)=(0+0+0),(0+0+1),(1+0+0),(1+1+0) β€’ F=ПM(1,0,4,6)