SlideShare a Scribd company logo
1 of 30
Unit-v
vlsi design process
prepared by
B.S.NageswaraRao
Assistant Professor
Eswar College of Engineering
Narasaraopet
 SEQUENCE OF STEPS REQUIRED FOR VLSI DESIGNS TO
DESIGN A CHIP WITH CONSTRAINTS.
 SIZE
 AREA
 POWER AND DELAY IS CALLED DESIGN PROCESS
 The Process Of Designing Of Vlsi Circuit Is Highly
Complex Task
 Complexity Increases, Design Flow And
Verification Become Tedious
 CAD tool are used to ease the process of design
flow by using automation process
 Process For Developing A Chip From Concept To
Silicon Divided Into Four Steps
 DESIGN
 VERIFICATION
 IMPLIMENTATION
 SOFTWARE DEVELOPMENT
 DESIGN:IT IS START WITH DESCRIPTION OF
SPECIFICATIONS OF THE SYSTEM TO BE DESIGN
 DESCRIPTION OF THE DESIGN CAN TAKES PLACE
ANY ONE OF THE FALLOWING
 A)BEHAVIORAL DOMINE:
 IT SPECIFY THE HARDWARE IMPLIMENTATION OF
THE SYSTEM’S FUNCTIONALITY WITH HELP OF
SEQUENCE OF REGISTER TRANSFER STATEMENTS
b)STRUCTURAL DOMINE
 DESIGN DESCRIBE WITH SET OF SUB MODULES
CONNECTED TOGETHER TO FUNCTION
c)PHYSICAL DOMINE
 It Specify The Layout Used To Build The System
According To Architect Idea At The Transistor
Level
VERIFICATION
To verify the functionality of a chip that is
to be performed according to
specifications
It is an important step to designing a
reliable designs
Verification is at different levels
A)register transfer level(high level of
abstraction)
B)transistor level(low level of abstraction)
implimentation
 After verification required design realized
onto the hardw
 physical implementation of the required
function with actual hardware components
that result entity or product
 It include both logic and physical
implementation
software
 This is last task process of program the
brain of the chip for desire function
TECHNOLOGY OPTIONS
 DIFFERENT OPTIONS FOR CREATING PHYSICAL
REALIZATION OF DIGITAL CIRCUIT ONTO SILICON
CHIP
 TWO OPTIONS TO FABRICATE THE CHIP FROM THE
CIRCUIT LEVEL TO THE PHYSICAL REALIZATION
 FULL CUSTOM
 SEMI-CUSTOM
FULL- CUSTOM DESIGN
 DESIGNER HANDLEXIBILITY CHOOSE LODIC,
CRAFT ALL DIGITAL CIRCUITS,THIS IS EARLY
DAYS OF DEGITAL DESIGN
 FUNCTION AND LAYOUT OF EVERY
TRASISTOR CUSTOMIZE AND OPTIMIZE BY
DESIGNER
 INTEL 4004 PROCESSOR IS EXAMPLE
 ADVANTAGES:
 HIGH FERFORMANCE
 MINIMUM AREA MAXIMUM SPEED
 DIS-ADV:
 REQUIRE MORE MAN POWER
 HIGH COST AND LONG TIME TO MARKET
 DESIGN COST IS HIGH
 LONG TIME FOR VERIFICATION
SEMI-CUSTOM
CLASSIFIED AS
1)CELL BASED DESIGN
2)ARRAY BASED DESIGN
CELL BASED DESIGN
CLASSIFIED AS
1)STANDARD CELL DESIGN
2)MACRO CELL
3)COMPILED CELL
ARRAY BASED DESIGN
 1)PRE-DIFFUSED DESIGN
 2)PRE-WIRED DESIGN
CELL BASED DESIGN
 LOGIC ELEMENT IMPLIMENTED BY CIRCUIT CONSIST
OF ONE OR MORE PRIMITIVE GATES(AND,OR,NOT).
 UNIVERSAL GATES(NAND,NOR)
 XOR,XNOR
 SEQUENTIAL ELEMENTS(FF’S)
 COMPLEX FUNCTION(AND-OR-INVERT)
 MUX’S,FULL
ADDER,COMPARATOR,COUNTER,DECODER AND
ENCODER
 THOSE ARE REUSABLE
DUE TO REUSE
 REDUCT TIME TO MARKET
 CHALLENGE IN THIS IS SELECTION CELLS
AND COMBINE THEM FOR REQUIRE
FUNCTION
ADVANTAGES OF CELL BASED DESIGN
 MINIMIZE DESIGN EFFORT TIME DUE TO
REUSABLE PROPERTY
 PRE-DESIGNED CELLS REDUCE THE
COMPLEXITY OF THE CIRCUIT
DIS-ADVANTAGES OF CELL BASED DESIGN
 FIXED LOGIC ELEMENTS IN LIBRARY
 IT REDUCES THE POSSIBILITY OF 100
PERCENTAGE DESIGNERS CHOICE BASED ON
OBJECTIVES
 FAN-OUT AND FAN-IN ARE NOT KNOWN IN
ADVANCE
STANDARD CELL-BASED DESIGN
 LOGIC CELL ARE PLACED IN ROWS THAT ARE
SEPERATED BY INTERCONNECT CHANNELS
 Cells are different sizes
 Cells in rows are same height but different
widths
 Interconnection is overhead
Compiled cell based design
 Designer have choice to customize and
optimize the cells
 Cells are generated by software tools as
function of user supplied parameters
 Cells are placed based on predefined
technology rules
 Such as cell size,power budget,routing
style.
Macro cell based design
 Cells are pre designed
 Muxs
 Datapaths
 Memories
 Dsp and embedded processors
 Functionality androuting with in the module is
fixed or flexible
Array-based designs
 Pre-diffused: primitive cells or transistors are
manufactured by the vendors
 All the fabrication steps needed to make these primitive
cells are standard and optimized irrespective of
application
 Desired inter connections and only few metallization steps
 Example: masked fpga
Pre-wired: in this manufacturing is
separated from implementation
It performed at user's site
Example:fpga
Power calculations

Vlsi design process
Vlsi design process
Vlsi design process
Vlsi design process

More Related Content

What's hot (20)

Analog to Digital converter in ARM
Analog to Digital converter in ARMAnalog to Digital converter in ARM
Analog to Digital converter in ARM
 
Layout & Stick Diagram Design Rules
Layout & Stick Diagram Design RulesLayout & Stick Diagram Design Rules
Layout & Stick Diagram Design Rules
 
MOS transistor 13
MOS transistor 13MOS transistor 13
MOS transistor 13
 
BGR
BGRBGR
BGR
 
FPGA
FPGAFPGA
FPGA
 
Second order effects
Second order effectsSecond order effects
Second order effects
 
Pll ppt
Pll pptPll ppt
Pll ppt
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
CMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverterCMOS Topic 5 -_cmos_inverter
CMOS Topic 5 -_cmos_inverter
 
Asic design flow
Asic design flowAsic design flow
Asic design flow
 
vlsi design flow
vlsi design flowvlsi design flow
vlsi design flow
 
fpga programming
fpga programmingfpga programming
fpga programming
 
SISTec Microelectronics VLSI design
SISTec Microelectronics VLSI designSISTec Microelectronics VLSI design
SISTec Microelectronics VLSI design
 
Physical design
Physical design Physical design
Physical design
 
Embedded system
Embedded systemEmbedded system
Embedded system
 
Low power vlsi design
Low power vlsi designLow power vlsi design
Low power vlsi design
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applications
 
Interconnect timing model
Interconnect  timing modelInterconnect  timing model
Interconnect timing model
 
Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)Vlsi stick daigram (JCE)
Vlsi stick daigram (JCE)
 
Cmos testing
Cmos testingCmos testing
Cmos testing
 

Similar to Vlsi design process

Syste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.pptSyste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.pptmonzhalabs
 
Lect3_ customizable.pptx
Lect3_ customizable.pptxLect3_ customizable.pptx
Lect3_ customizable.pptxVarsha506533
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyAltera Corporation
 
System Architecture Exploration Training Class
System Architecture Exploration Training ClassSystem Architecture Exploration Training Class
System Architecture Exploration Training ClassDeepak Shankar
 
RCW@DEI - Real Needs And Limits
RCW@DEI - Real Needs And LimitsRCW@DEI - Real Needs And Limits
RCW@DEI - Real Needs And LimitsMarco Santambrogio
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016srkkakarla
 
Lect4_ customizable.pptx
Lect4_ customizable.pptxLect4_ customizable.pptx
Lect4_ customizable.pptxVarsha506533
 
Hardware Software Codesign
Hardware Software CodesignHardware Software Codesign
Hardware Software Codesigndestruck
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC designAishwaryaRavishankar8
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design MethodologiesKeshav
 
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01khalid noman husainy
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)Sudhanshu Janwadkar
 
Parallex - The Supercomputer
Parallex - The SupercomputerParallex - The Supercomputer
Parallex - The SupercomputerAnkit Singh
 
UNIT 1 SONCA.pptx
UNIT 1 SONCA.pptxUNIT 1 SONCA.pptx
UNIT 1 SONCA.pptxmohan134666
 
37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdfTB107thippeswamyM
 
Space Codesign CMC Microsystems Webinar 20150205 unrolled
Space Codesign CMC Microsystems Webinar 20150205 unrolledSpace Codesign CMC Microsystems Webinar 20150205 unrolled
Space Codesign CMC Microsystems Webinar 20150205 unrolledSpace Codesign
 
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...Michael Gschwind
 

Similar to Vlsi design process (20)

Syste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.pptSyste O CHip Concepts for Students.ppt
Syste O CHip Concepts for Students.ppt
 
Lect3_ customizable.pptx
Lect3_ customizable.pptxLect3_ customizable.pptx
Lect3_ customizable.pptx
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
System Architecture Exploration Training Class
System Architecture Exploration Training ClassSystem Architecture Exploration Training Class
System Architecture Exploration Training Class
 
RCW@DEI - Real Needs And Limits
RCW@DEI - Real Needs And LimitsRCW@DEI - Real Needs And Limits
RCW@DEI - Real Needs And Limits
 
Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016Kakarla Sriram K _resume_sep_2016
Kakarla Sriram K _resume_sep_2016
 
RCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPcRCW@DEI - Design Flow 4 SoPc
RCW@DEI - Design Flow 4 SoPc
 
Pbd for es
Pbd for esPbd for es
Pbd for es
 
Lect4_ customizable.pptx
Lect4_ customizable.pptxLect4_ customizable.pptx
Lect4_ customizable.pptx
 
Hardware Software Codesign
Hardware Software CodesignHardware Software Codesign
Hardware Software Codesign
 
Trends and challenges in IP based SOC design
Trends and challenges in IP based SOC designTrends and challenges in IP based SOC design
Trends and challenges in IP based SOC design
 
VLSI Design Methodologies
VLSI Design MethodologiesVLSI Design Methodologies
VLSI Design Methodologies
 
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
High speed-pcb-board-design-and-analysiscadence-130218085524-phpapp01
 
ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)ASIC design Flow (Digital Design)
ASIC design Flow (Digital Design)
 
Parallex - The Supercomputer
Parallex - The SupercomputerParallex - The Supercomputer
Parallex - The Supercomputer
 
UNIT 1 SONCA.pptx
UNIT 1 SONCA.pptxUNIT 1 SONCA.pptx
UNIT 1 SONCA.pptx
 
37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf37248136-Nano-Technology.pdf
37248136-Nano-Technology.pdf
 
Space Codesign CMC Microsystems Webinar 20150205 unrolled
Space Codesign CMC Microsystems Webinar 20150205 unrolledSpace Codesign CMC Microsystems Webinar 20150205 unrolled
Space Codesign CMC Microsystems Webinar 20150205 unrolled
 
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...
Michael Gschwind, Cell Broadband Engine: Exploiting multiple levels of parall...
 
JeanJacob
JeanJacobJeanJacob
JeanJacob
 

More from Siva Nageswararao

More from Siva Nageswararao (7)

Reflector antenna
Reflector antennaReflector antenna
Reflector antenna
 
Helical antenna
Helical antennaHelical antenna
Helical antenna
 
Microstrip antenna for awp class
Microstrip antenna for awp classMicrostrip antenna for awp class
Microstrip antenna for awp class
 
Unit vi ANTENNA AND WAVE PROPAGATION
Unit vi ANTENNA AND WAVE PROPAGATIONUnit vi ANTENNA AND WAVE PROPAGATION
Unit vi ANTENNA AND WAVE PROPAGATION
 
Unit vi
Unit viUnit vi
Unit vi
 
Unit vi (2)
Unit vi (2)Unit vi (2)
Unit vi (2)
 
Unit vi (1)
Unit vi (1)Unit vi (1)
Unit vi (1)
 

Recently uploaded

Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Dr.Costas Sachpazis
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Dr.Costas Sachpazis
 
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...Call Girls in Nagpur High Profile
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSMANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSSIVASHANKAR N
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCall Girls in Nagpur High Profile
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxAsutosh Ranjan
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130Suhani Kapoor
 
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝soniya singh
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSKurinjimalarL3
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxpurnimasatapathy1234
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxupamatechverse
 
Internship report on mechanical engineering
Internship report on mechanical engineeringInternship report on mechanical engineering
Internship report on mechanical engineeringmalavadedarshan25
 
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur High Profile
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAbhinavSharma374939
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingrakeshbaidya232001
 

Recently uploaded (20)

Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
Structural Analysis and Design of Foundations: A Comprehensive Handbook for S...
 
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
Sheet Pile Wall Design and Construction: A Practical Guide for Civil Engineer...
 
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur EscortsHigh Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
High Profile Call Girls Nagpur Meera Call 7001035870 Meet With Nagpur Escorts
 
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...
High Profile Call Girls Nashik Megha 7001305949 Independent Escort Service Na...
 
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur EscortsCall Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
Call Girls Service Nagpur Tanvi Call 7001035870 Meet With Nagpur Escorts
 
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLSMANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
MANUFACTURING PROCESS-II UNIT-5 NC MACHINE TOOLS
 
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service NashikCollege Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
College Call Girls Nashik Nehal 7001305949 Independent Escort Service Nashik
 
Coefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptxCoefficient of Thermal Expansion and their Importance.pptx
Coefficient of Thermal Expansion and their Importance.pptx
 
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
VIP Call Girls Service Hitech City Hyderabad Call +91-8250192130
 
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
Model Call Girl in Narela Delhi reach out to us at 🔝8264348440🔝
 
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICSAPPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
APPLICATIONS-AC/DC DRIVES-OPERATING CHARACTERISTICS
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Introduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptxIntroduction to Multiple Access Protocol.pptx
Introduction to Multiple Access Protocol.pptx
 
Internship report on mechanical engineering
Internship report on mechanical engineeringInternship report on mechanical engineering
Internship report on mechanical engineering
 
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur EscortsCall Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
Call Girls in Nagpur Suman Call 7001035870 Meet With Nagpur Escorts
 
Analog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog ConverterAnalog to Digital and Digital to Analog Converter
Analog to Digital and Digital to Analog Converter
 
Porous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writingPorous Ceramics seminar and technical writing
Porous Ceramics seminar and technical writing
 
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
 

Vlsi design process

  • 1. Unit-v vlsi design process prepared by B.S.NageswaraRao Assistant Professor Eswar College of Engineering Narasaraopet
  • 2.  SEQUENCE OF STEPS REQUIRED FOR VLSI DESIGNS TO DESIGN A CHIP WITH CONSTRAINTS.  SIZE  AREA  POWER AND DELAY IS CALLED DESIGN PROCESS
  • 3.  The Process Of Designing Of Vlsi Circuit Is Highly Complex Task  Complexity Increases, Design Flow And Verification Become Tedious  CAD tool are used to ease the process of design flow by using automation process
  • 4.  Process For Developing A Chip From Concept To Silicon Divided Into Four Steps  DESIGN  VERIFICATION  IMPLIMENTATION  SOFTWARE DEVELOPMENT
  • 5.  DESIGN:IT IS START WITH DESCRIPTION OF SPECIFICATIONS OF THE SYSTEM TO BE DESIGN  DESCRIPTION OF THE DESIGN CAN TAKES PLACE ANY ONE OF THE FALLOWING  A)BEHAVIORAL DOMINE:  IT SPECIFY THE HARDWARE IMPLIMENTATION OF THE SYSTEM’S FUNCTIONALITY WITH HELP OF SEQUENCE OF REGISTER TRANSFER STATEMENTS
  • 6. b)STRUCTURAL DOMINE  DESIGN DESCRIBE WITH SET OF SUB MODULES CONNECTED TOGETHER TO FUNCTION
  • 7. c)PHYSICAL DOMINE  It Specify The Layout Used To Build The System According To Architect Idea At The Transistor Level
  • 8. VERIFICATION To verify the functionality of a chip that is to be performed according to specifications It is an important step to designing a reliable designs Verification is at different levels A)register transfer level(high level of abstraction) B)transistor level(low level of abstraction)
  • 9. implimentation  After verification required design realized onto the hardw  physical implementation of the required function with actual hardware components that result entity or product  It include both logic and physical implementation
  • 10. software  This is last task process of program the brain of the chip for desire function
  • 11. TECHNOLOGY OPTIONS  DIFFERENT OPTIONS FOR CREATING PHYSICAL REALIZATION OF DIGITAL CIRCUIT ONTO SILICON CHIP  TWO OPTIONS TO FABRICATE THE CHIP FROM THE CIRCUIT LEVEL TO THE PHYSICAL REALIZATION  FULL CUSTOM  SEMI-CUSTOM
  • 12. FULL- CUSTOM DESIGN  DESIGNER HANDLEXIBILITY CHOOSE LODIC, CRAFT ALL DIGITAL CIRCUITS,THIS IS EARLY DAYS OF DEGITAL DESIGN  FUNCTION AND LAYOUT OF EVERY TRASISTOR CUSTOMIZE AND OPTIMIZE BY DESIGNER  INTEL 4004 PROCESSOR IS EXAMPLE
  • 13.  ADVANTAGES:  HIGH FERFORMANCE  MINIMUM AREA MAXIMUM SPEED  DIS-ADV:  REQUIRE MORE MAN POWER  HIGH COST AND LONG TIME TO MARKET  DESIGN COST IS HIGH  LONG TIME FOR VERIFICATION
  • 14. SEMI-CUSTOM CLASSIFIED AS 1)CELL BASED DESIGN 2)ARRAY BASED DESIGN
  • 15. CELL BASED DESIGN CLASSIFIED AS 1)STANDARD CELL DESIGN 2)MACRO CELL 3)COMPILED CELL
  • 16. ARRAY BASED DESIGN  1)PRE-DIFFUSED DESIGN  2)PRE-WIRED DESIGN
  • 17. CELL BASED DESIGN  LOGIC ELEMENT IMPLIMENTED BY CIRCUIT CONSIST OF ONE OR MORE PRIMITIVE GATES(AND,OR,NOT).  UNIVERSAL GATES(NAND,NOR)  XOR,XNOR  SEQUENTIAL ELEMENTS(FF’S)  COMPLEX FUNCTION(AND-OR-INVERT)  MUX’S,FULL ADDER,COMPARATOR,COUNTER,DECODER AND ENCODER  THOSE ARE REUSABLE
  • 18. DUE TO REUSE  REDUCT TIME TO MARKET  CHALLENGE IN THIS IS SELECTION CELLS AND COMBINE THEM FOR REQUIRE FUNCTION
  • 19. ADVANTAGES OF CELL BASED DESIGN  MINIMIZE DESIGN EFFORT TIME DUE TO REUSABLE PROPERTY  PRE-DESIGNED CELLS REDUCE THE COMPLEXITY OF THE CIRCUIT
  • 20. DIS-ADVANTAGES OF CELL BASED DESIGN  FIXED LOGIC ELEMENTS IN LIBRARY  IT REDUCES THE POSSIBILITY OF 100 PERCENTAGE DESIGNERS CHOICE BASED ON OBJECTIVES  FAN-OUT AND FAN-IN ARE NOT KNOWN IN ADVANCE
  • 21. STANDARD CELL-BASED DESIGN  LOGIC CELL ARE PLACED IN ROWS THAT ARE SEPERATED BY INTERCONNECT CHANNELS  Cells are different sizes  Cells in rows are same height but different widths  Interconnection is overhead
  • 22. Compiled cell based design  Designer have choice to customize and optimize the cells  Cells are generated by software tools as function of user supplied parameters  Cells are placed based on predefined technology rules  Such as cell size,power budget,routing style.
  • 23. Macro cell based design  Cells are pre designed  Muxs  Datapaths  Memories  Dsp and embedded processors  Functionality androuting with in the module is fixed or flexible
  • 24. Array-based designs  Pre-diffused: primitive cells or transistors are manufactured by the vendors  All the fabrication steps needed to make these primitive cells are standard and optimized irrespective of application  Desired inter connections and only few metallization steps  Example: masked fpga
  • 25. Pre-wired: in this manufacturing is separated from implementation It performed at user's site Example:fpga