Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.pptHowida Youssry
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are discussed. Karnaugh maps are introduced as a method to simplify Boolean functions. The document describes how to implement logic functions from a Karnaugh map using sum-of-products form with AND and OR gates. Combinational and sequential circuits are also briefly mentioned.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT are explained with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are listed as useful tools for simplifying logic functions. Karnaugh maps are introduced as a method to simplify Boolean functions into sum of products form. The document discusses various logic circuit design techniques including implementing logic functions from their truth tables or Karnaugh maps using logic gates.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT are described along with their truth tables. Boolean algebra is discussed as a way to analyze and synthesize digital logic circuits using Boolean variables and logic operations. Combinational logic and sequential logic are defined. Techniques for simplifying Boolean functions are covered, including Karnaugh maps and Boolean identities. Implementation of logic functions using sum-of-products form is also summarized.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT, NAND, NOR, XOR and XNOR are explained along with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are discussed. Karnaugh maps are introduced as a method for simplifying Boolean functions. The document also covers combinational logic, sequential logic, implementation of logic functions using sum-of-products form and provides examples of logic circuit design.
The document discusses digital logic circuits and their components. It begins with an introduction to logic gates, which are the basic building blocks of digital circuits. Common logic gates like AND, OR, NOT, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra is then introduced as the mathematical system used to analyze and design digital logic circuits. Important concepts in boolean algebra like boolean functions, identities and logic simplification are covered. The document concludes by describing Karnaugh maps, a graphical technique used to simplify boolean functions into their minimum logic gate implementations.
The document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra is introduced as an algebra used for analysis and synthesis of digital logic circuits. Standard forms like sum of products and product of sums are discussed. Karnaugh maps are then described as a method for simplifying Boolean functions to minimize logic circuits. The document concludes with examples of map simplification using adjacent cells and combinations of multiple cells.
This document provides an overview of digital logic circuits and digital systems. It discusses binary logic, logic gates like NAND and NOR, Boolean algebra, decoders, adders, and the differences between analog and digital signals. It also covers representations of digital designs using truth tables, Boolean algebra, logic gate schematics, and logic simulations. Common logic gates, functions, identities, simplification techniques, and the duality principle of Boolean algebra are described.
Computer Architecture 3rd Edition by Moris Mano CH 01-CH 02.pptHowida Youssry
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are discussed. Karnaugh maps are introduced as a method to simplify Boolean functions. The document describes how to implement logic functions from a Karnaugh map using sum-of-products form with AND and OR gates. Combinational and sequential circuits are also briefly mentioned.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT are explained with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are listed as useful tools for simplifying logic functions. Karnaugh maps are introduced as a method to simplify Boolean functions into sum of products form. The document discusses various logic circuit design techniques including implementing logic functions from their truth tables or Karnaugh maps using logic gates.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT are described along with their truth tables. Boolean algebra is discussed as a way to analyze and synthesize digital logic circuits using Boolean variables and logic operations. Combinational logic and sequential logic are defined. Techniques for simplifying Boolean functions are covered, including Karnaugh maps and Boolean identities. Implementation of logic functions using sum-of-products form is also summarized.
This document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NOT, NAND, NOR, XOR and XNOR are explained along with their truth tables. Boolean algebra identities and theorems like De Morgan's theorem are discussed. Karnaugh maps are introduced as a method for simplifying Boolean functions. The document also covers combinational logic, sequential logic, implementation of logic functions using sum-of-products form and provides examples of logic circuit design.
The document discusses digital logic circuits and their components. It begins with an introduction to logic gates, which are the basic building blocks of digital circuits. Common logic gates like AND, OR, NOT, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra is then introduced as the mathematical system used to analyze and design digital logic circuits. Important concepts in boolean algebra like boolean functions, identities and logic simplification are covered. The document concludes by describing Karnaugh maps, a graphical technique used to simplify boolean functions into their minimum logic gate implementations.
The document provides an overview of digital logic circuits. It begins with an introduction to logic gates and Boolean algebra. Common logic gates like AND, OR, NAND, NOR, XOR and XNOR are described along with their truth tables. Boolean algebra is introduced as an algebra used for analysis and synthesis of digital logic circuits. Standard forms like sum of products and product of sums are discussed. Karnaugh maps are then described as a method for simplifying Boolean functions to minimize logic circuits. The document concludes with examples of map simplification using adjacent cells and combinations of multiple cells.
This document provides an overview of digital logic circuits and digital systems. It discusses binary logic, logic gates like NAND and NOR, Boolean algebra, decoders, adders, and the differences between analog and digital signals. It also covers representations of digital designs using truth tables, Boolean algebra, logic gate schematics, and logic simulations. Common logic gates, functions, identities, simplification techniques, and the duality principle of Boolean algebra are described.
This document provides an introduction to computer organization and architecture. It discusses the basic components of a digital computer system, including the central processing unit, memory, and input/output devices. It also covers logic gates, combinational circuits like adders and decoders, and sequential circuits like registers and counters. Flip-flops are introduced as the basic memory element, and different types of flip-flops like SR, D, and JK are described. The relationships between computer architecture, organization, and design are explained. Finally, integrated circuits are discussed as the technology that allows implementing digital circuits using transistors on a silicon chip.
This document provides an overview of computer architecture and digital circuits. It discusses combinational and sequential digital circuits. For combinational circuits, it covers logic gates, Boolean algebra, combinational logic design using multiplexers, decoders and other components. For sequential circuits, it discusses latches, flip-flops, finite state machines, and sequential circuit design. It provides examples of circuit designs for a BCD to 7-segment decoder and a coin reception unit finite state machine. The document is intended to review key concepts in digital logic that are foundational for computer architecture.
This document provides an overview of computer architecture and digital circuits. It discusses combinational and sequential digital circuits. For combinational circuits, it covers logic gates, Boolean algebra, combinational logic design using multiplexers, decoders and other components. For sequential circuits, it discusses latches, flip-flops, finite state machines, and sequential circuit design. It provides examples of circuit designs for a BCD to 7-segment decoder and a coin reception unit finite state machine. The document is intended to review key concepts in digital logic that are foundational for computer architecture.
This document outlines the syllabus for the subject Digital Principles and System Design. It contains 5 units that cover topics such as Boolean algebra, logic gates, combinational logic, sequential logic, asynchronous sequential logic, memory and programmable logic. The objectives of the course are to understand logic simplification methods, design combinational and sequential logic circuits using HDL, understand various types of memory and programmable devices. The syllabus allocates 45 periods to cover all the units in depth. Relevant textbooks and references are also provided.
This document describes the design of custom single-purpose processors. It discusses converting algorithms to state machines and finite state machines with datapaths. It also covers creating the datapath and controller, including registers, functional units, multiplexors and the controller state table and implementation. The example shown is for a greatest common divisor processor.
This document discusses multiplexers and demultiplexers. It defines them as devices that allow digital information from several sources to be routed onto a single line (multiplexers) or distributed to multiple output lines (demultiplexers). The key properties of multiplexers and demultiplexers are described, including the relationship between the number of inputs, outputs, and selection lines. Examples of implementing multiplexers and demultiplexers using logic gates are provided.
Digital devices like computers, watches, and phones use binary numbers encoded as signals with two values, 0 and 1. Basic logic gates like AND, OR, and NOT are used to build more complex digital circuits. Boolean algebra describes the logic operations performed by these circuits using rules for binary true/false values. Circuits add binary numbers by performing full adder logic on corresponding bits with sum and carry outputs.
Introduction to Neural Networks and Deep Learning from ScratchAhmed BESBES
If you're willing to understand how neural networks work behind the scene and debug the back-propagation algorithm step by step by yourself, this presentation should be a good starting point.
We'll cover elements on:
- the popularity of neural networks and their applications
- the artificial neuron and the analogy with the biological one
- the perceptron
- the architecture of multi-layer perceptrons
- loss functions
- activation functions
- the gradient descent algorithm
At the end, there will be an implementation FROM SCRATCH of a fully functioning neural net.
code: https://github.com/ahmedbesbes/Neural-Network-from-scratch
This document provides resolutions to exercises related to artificial neural networks. It includes derivatives of activation functions, recursive definitions of B-spline functions, correlation matrices for input patterns, and explanations of linear separability and implementing logic functions like AND, OR, and XOR using perceptrons.
The document discusses deep learning and artificial neural networks. It provides an agenda for topics covered, including gradient descent, backpropagation, activation functions, and examples of neural network architectures like convolutional neural networks. It explains concepts like how neural networks learn patterns from data using techniques like stochastic gradient descent to minimize loss functions. Deep learning requires large amounts of processing power and labeled training data. Common deep learning networks are used for tasks like image recognition, object detection, and time series analysis.
This document provides an overview of fuzzy rule-based networks. It discusses:
1) The types of fuzzy systems including Mamdani, Sugeno, and Tsukamoto systems as well as single and multiple rule bases.
2) Formal models for representing fuzzy networks including rule-based models, integer tables, boolean matrices, and topological expressions.
3) Basic operations for constructing and manipulating fuzzy networks including horizontal and vertical merging and splitting of nodes.
This document provides an overview of artificial neural networks. It discusses the biological inspiration from the brain and properties of artificial neural networks. Perceptrons and their limitations are described. Gradient descent and backpropagation algorithms for training multi-layer networks are introduced. Activation functions and network architectures are also summarized.
This document provides an overview of artificial neural networks. It discusses the biological inspiration from the brain and properties of artificial neural networks. Perceptrons and their limitations are described. Gradient descent and backpropagation algorithms for training multi-layer networks are introduced. Activation functions and network architectures are also summarized.
The document discusses decoders, multiplexers, and programmable logic. It begins by explaining what decoders and multiplexers are, providing examples of 2-to-4 and 3-to-8 decoders. It then discusses how decoders and multiplexers can be used to implement arbitrary logic functions. The document also covers variations of decoders, building decoders from smaller components, and using multiplexers to efficiently implement functions in a sum of minterms form.
The document discusses various logic gates and flip flops. It begins by explaining the AND, OR, and NOT gates as the fundamental logic gates. It then discusses the JK flip flop, explaining its operation and how it can be used to create counters. It also briefly discusses the SR flip flop and D flip flop. The document provides truth tables and diagrams to illustrate the working of these logic components.
The document discusses programmable logic arrays (PLAs) and programmable array logic (PALs). PLAs have programmable AND gates that feed into programmable OR gates, allowing implementation of combinational logic circuits. PALs similarly have a programmable AND array but fixed OR gates, so each output depends on a specific set of product terms. Both PLAs and PALs can implement state machines and digital circuits through programming. Examples show mapping logic functions to the architectures and programming the resulting AND-OR configurations.
This document discusses neural networks and how they are used to solve classification problems. It covers the basics of multilayer perceptrons, how the weights are learned using an error-based learning rule called steepest descent, and how adding hidden layers allows neural networks to solve problems that single-layer perceptrons cannot, such as the XOR problem. It also discusses how the thresholds of units are treated as additional weights that are learned during training.
This document provides an introduction to computer organization and architecture. It discusses the basic components of a digital computer system, including the central processing unit, memory, and input/output devices. It also covers logic gates, combinational circuits like adders and decoders, and sequential circuits like registers and counters. Flip-flops are introduced as the basic memory element, and different types of flip-flops like SR, D, and JK are described. The relationships between computer architecture, organization, and design are explained. Finally, integrated circuits are discussed as the technology that allows implementing digital circuits using transistors on a silicon chip.
This document provides an overview of computer architecture and digital circuits. It discusses combinational and sequential digital circuits. For combinational circuits, it covers logic gates, Boolean algebra, combinational logic design using multiplexers, decoders and other components. For sequential circuits, it discusses latches, flip-flops, finite state machines, and sequential circuit design. It provides examples of circuit designs for a BCD to 7-segment decoder and a coin reception unit finite state machine. The document is intended to review key concepts in digital logic that are foundational for computer architecture.
This document provides an overview of computer architecture and digital circuits. It discusses combinational and sequential digital circuits. For combinational circuits, it covers logic gates, Boolean algebra, combinational logic design using multiplexers, decoders and other components. For sequential circuits, it discusses latches, flip-flops, finite state machines, and sequential circuit design. It provides examples of circuit designs for a BCD to 7-segment decoder and a coin reception unit finite state machine. The document is intended to review key concepts in digital logic that are foundational for computer architecture.
This document outlines the syllabus for the subject Digital Principles and System Design. It contains 5 units that cover topics such as Boolean algebra, logic gates, combinational logic, sequential logic, asynchronous sequential logic, memory and programmable logic. The objectives of the course are to understand logic simplification methods, design combinational and sequential logic circuits using HDL, understand various types of memory and programmable devices. The syllabus allocates 45 periods to cover all the units in depth. Relevant textbooks and references are also provided.
This document describes the design of custom single-purpose processors. It discusses converting algorithms to state machines and finite state machines with datapaths. It also covers creating the datapath and controller, including registers, functional units, multiplexors and the controller state table and implementation. The example shown is for a greatest common divisor processor.
This document discusses multiplexers and demultiplexers. It defines them as devices that allow digital information from several sources to be routed onto a single line (multiplexers) or distributed to multiple output lines (demultiplexers). The key properties of multiplexers and demultiplexers are described, including the relationship between the number of inputs, outputs, and selection lines. Examples of implementing multiplexers and demultiplexers using logic gates are provided.
Digital devices like computers, watches, and phones use binary numbers encoded as signals with two values, 0 and 1. Basic logic gates like AND, OR, and NOT are used to build more complex digital circuits. Boolean algebra describes the logic operations performed by these circuits using rules for binary true/false values. Circuits add binary numbers by performing full adder logic on corresponding bits with sum and carry outputs.
Introduction to Neural Networks and Deep Learning from ScratchAhmed BESBES
If you're willing to understand how neural networks work behind the scene and debug the back-propagation algorithm step by step by yourself, this presentation should be a good starting point.
We'll cover elements on:
- the popularity of neural networks and their applications
- the artificial neuron and the analogy with the biological one
- the perceptron
- the architecture of multi-layer perceptrons
- loss functions
- activation functions
- the gradient descent algorithm
At the end, there will be an implementation FROM SCRATCH of a fully functioning neural net.
code: https://github.com/ahmedbesbes/Neural-Network-from-scratch
This document provides resolutions to exercises related to artificial neural networks. It includes derivatives of activation functions, recursive definitions of B-spline functions, correlation matrices for input patterns, and explanations of linear separability and implementing logic functions like AND, OR, and XOR using perceptrons.
The document discusses deep learning and artificial neural networks. It provides an agenda for topics covered, including gradient descent, backpropagation, activation functions, and examples of neural network architectures like convolutional neural networks. It explains concepts like how neural networks learn patterns from data using techniques like stochastic gradient descent to minimize loss functions. Deep learning requires large amounts of processing power and labeled training data. Common deep learning networks are used for tasks like image recognition, object detection, and time series analysis.
This document provides an overview of fuzzy rule-based networks. It discusses:
1) The types of fuzzy systems including Mamdani, Sugeno, and Tsukamoto systems as well as single and multiple rule bases.
2) Formal models for representing fuzzy networks including rule-based models, integer tables, boolean matrices, and topological expressions.
3) Basic operations for constructing and manipulating fuzzy networks including horizontal and vertical merging and splitting of nodes.
This document provides an overview of artificial neural networks. It discusses the biological inspiration from the brain and properties of artificial neural networks. Perceptrons and their limitations are described. Gradient descent and backpropagation algorithms for training multi-layer networks are introduced. Activation functions and network architectures are also summarized.
This document provides an overview of artificial neural networks. It discusses the biological inspiration from the brain and properties of artificial neural networks. Perceptrons and their limitations are described. Gradient descent and backpropagation algorithms for training multi-layer networks are introduced. Activation functions and network architectures are also summarized.
The document discusses decoders, multiplexers, and programmable logic. It begins by explaining what decoders and multiplexers are, providing examples of 2-to-4 and 3-to-8 decoders. It then discusses how decoders and multiplexers can be used to implement arbitrary logic functions. The document also covers variations of decoders, building decoders from smaller components, and using multiplexers to efficiently implement functions in a sum of minterms form.
The document discusses various logic gates and flip flops. It begins by explaining the AND, OR, and NOT gates as the fundamental logic gates. It then discusses the JK flip flop, explaining its operation and how it can be used to create counters. It also briefly discusses the SR flip flop and D flip flop. The document provides truth tables and diagrams to illustrate the working of these logic components.
The document discusses programmable logic arrays (PLAs) and programmable array logic (PALs). PLAs have programmable AND gates that feed into programmable OR gates, allowing implementation of combinational logic circuits. PALs similarly have a programmable AND array but fixed OR gates, so each output depends on a specific set of product terms. Both PLAs and PALs can implement state machines and digital circuits through programming. Examples show mapping logic functions to the architectures and programming the resulting AND-OR configurations.
This document discusses neural networks and how they are used to solve classification problems. It covers the basics of multilayer perceptrons, how the weights are learned using an error-based learning rule called steepest descent, and how adding hidden layers allows neural networks to solve problems that single-layer perceptrons cannot, such as the XOR problem. It also discusses how the thresholds of units are treated as additional weights that are learned during training.
Philippine Edukasyong Pantahanan at Pangkabuhayan (EPP) CurriculumMJDuyan
(𝐓𝐋𝐄 𝟏𝟎𝟎) (𝐋𝐞𝐬𝐬𝐨𝐧 𝟏)-𝐏𝐫𝐞𝐥𝐢𝐦𝐬
𝐃𝐢𝐬𝐜𝐮𝐬𝐬 𝐭𝐡𝐞 𝐄𝐏𝐏 𝐂𝐮𝐫𝐫𝐢𝐜𝐮𝐥𝐮𝐦 𝐢𝐧 𝐭𝐡𝐞 𝐏𝐡𝐢𝐥𝐢𝐩𝐩𝐢𝐧𝐞𝐬:
- Understand the goals and objectives of the Edukasyong Pantahanan at Pangkabuhayan (EPP) curriculum, recognizing its importance in fostering practical life skills and values among students. Students will also be able to identify the key components and subjects covered, such as agriculture, home economics, industrial arts, and information and communication technology.
𝐄𝐱𝐩𝐥𝐚𝐢𝐧 𝐭𝐡𝐞 𝐍𝐚𝐭𝐮𝐫𝐞 𝐚𝐧𝐝 𝐒𝐜𝐨𝐩𝐞 𝐨𝐟 𝐚𝐧 𝐄𝐧𝐭𝐫𝐞𝐩𝐫𝐞𝐧𝐞𝐮𝐫:
-Define entrepreneurship, distinguishing it from general business activities by emphasizing its focus on innovation, risk-taking, and value creation. Students will describe the characteristics and traits of successful entrepreneurs, including their roles and responsibilities, and discuss the broader economic and social impacts of entrepreneurial activities on both local and global scales.
This presentation was provided by Racquel Jemison, Ph.D., Christina MacLaughlin, Ph.D., and Paulomi Majumder. Ph.D., all of the American Chemical Society, for the second session of NISO's 2024 Training Series "DEIA in the Scholarly Landscape." Session Two: 'Expanding Pathways to Publishing Careers,' was held June 13, 2024.
Temple of Asclepius in Thrace. Excavation resultsKrassimira Luka
The temple and the sanctuary around were dedicated to Asklepios Zmidrenus. This name has been known since 1875 when an inscription dedicated to him was discovered in Rome. The inscription is dated in 227 AD and was left by soldiers originating from the city of Philippopolis (modern Plovdiv).
Walmart Business+ and Spark Good for Nonprofits.pdfTechSoup
"Learn about all the ways Walmart supports nonprofit organizations.
You will hear from Liz Willett, the Head of Nonprofits, and hear about what Walmart is doing to help nonprofits, including Walmart Business and Spark Good. Walmart Business+ is a new offer for nonprofits that offers discounts and also streamlines nonprofits order and expense tracking, saving time and money.
The webinar may also give some examples on how nonprofits can best leverage Walmart Business+.
The event will cover the following::
Walmart Business + (https://business.walmart.com/plus) is a new shopping experience for nonprofits, schools, and local business customers that connects an exclusive online shopping experience to stores. Benefits include free delivery and shipping, a 'Spend Analytics” feature, special discounts, deals and tax-exempt shopping.
Special TechSoup offer for a free 180 days membership, and up to $150 in discounts on eligible orders.
Spark Good (walmart.com/sparkgood) is a charitable platform that enables nonprofits to receive donations directly from customers and associates.
Answers about how you can do more with Walmart!"
LAND USE LAND COVER AND NDVI OF MIRZAPUR DISTRICT, UPRAHUL
This Dissertation explores the particular circumstances of Mirzapur, a region located in the
core of India. Mirzapur, with its varied terrains and abundant biodiversity, offers an optimal
environment for investigating the changes in vegetation cover dynamics. Our study utilizes
advanced technologies such as GIS (Geographic Information Systems) and Remote sensing to
analyze the transformations that have taken place over the course of a decade.
The complex relationship between human activities and the environment has been the focus
of extensive research and worry. As the global community grapples with swift urbanization,
population expansion, and economic progress, the effects on natural ecosystems are becoming
more evident. A crucial element of this impact is the alteration of vegetation cover, which plays a
significant role in maintaining the ecological equilibrium of our planet.Land serves as the foundation for all human activities and provides the necessary materials for
these activities. As the most crucial natural resource, its utilization by humans results in different
'Land uses,' which are determined by both human activities and the physical characteristics of the
land.
The utilization of land is impacted by human needs and environmental factors. In countries
like India, rapid population growth and the emphasis on extensive resource exploitation can lead
to significant land degradation, adversely affecting the region's land cover.
Therefore, human intervention has significantly influenced land use patterns over many
centuries, evolving its structure over time and space. In the present era, these changes have
accelerated due to factors such as agriculture and urbanization. Information regarding land use and
cover is essential for various planning and management tasks related to the Earth's surface,
providing crucial environmental data for scientific, resource management, policy purposes, and
diverse human activities.
Accurate understanding of land use and cover is imperative for the development planning
of any area. Consequently, a wide range of professionals, including earth system scientists, land
and water managers, and urban planners, are interested in obtaining data on land use and cover
changes, conversion trends, and other related patterns. The spatial dimensions of land use and
cover support policymakers and scientists in making well-informed decisions, as alterations in
these patterns indicate shifts in economic and social conditions. Monitoring such changes with the
help of Advanced technologies like Remote Sensing and Geographic Information Systems is
crucial for coordinated efforts across different administrative levels. Advanced technologies like
Remote Sensing and Geographic Information Systems
9
Changes in vegetation cover refer to variations in the distribution, composition, and overall
structure of plant communities across different temporal and spatial scales. These changes can
occur natural.
Level 3 NCEA - NZ: A Nation In the Making 1872 - 1900 SML.pptHenry Hollis
The History of NZ 1870-1900.
Making of a Nation.
From the NZ Wars to Liberals,
Richard Seddon, George Grey,
Social Laboratory, New Zealand,
Confiscations, Kotahitanga, Kingitanga, Parliament, Suffrage, Repudiation, Economic Change, Agriculture, Gold Mining, Timber, Flax, Sheep, Dairying,
This document provides an overview of wound healing, its functions, stages, mechanisms, factors affecting it, and complications.
A wound is a break in the integrity of the skin or tissues, which may be associated with disruption of the structure and function.
Healing is the body’s response to injury in an attempt to restore normal structure and functions.
Healing can occur in two ways: Regeneration and Repair
There are 4 phases of wound healing: hemostasis, inflammation, proliferation, and remodeling. This document also describes the mechanism of wound healing. Factors that affect healing include infection, uncontrolled diabetes, poor nutrition, age, anemia, the presence of foreign bodies, etc.
Complications of wound healing like infection, hyperpigmentation of scar, contractures, and keloid formation.
Chapter wise All Notes of First year Basic Civil Engineering.pptxDenish Jangid
Chapter wise All Notes of First year Basic Civil Engineering
Syllabus
Chapter-1
Introduction to objective, scope and outcome the subject
Chapter 2
Introduction: Scope and Specialization of Civil Engineering, Role of civil Engineer in Society, Impact of infrastructural development on economy of country.
Chapter 3
Surveying: Object Principles & Types of Surveying; Site Plans, Plans & Maps; Scales & Unit of different Measurements.
Linear Measurements: Instruments used. Linear Measurement by Tape, Ranging out Survey Lines and overcoming Obstructions; Measurements on sloping ground; Tape corrections, conventional symbols. Angular Measurements: Instruments used; Introduction to Compass Surveying, Bearings and Longitude & Latitude of a Line, Introduction to total station.
Levelling: Instrument used Object of levelling, Methods of levelling in brief, and Contour maps.
Chapter 4
Buildings: Selection of site for Buildings, Layout of Building Plan, Types of buildings, Plinth area, carpet area, floor space index, Introduction to building byelaws, concept of sun light & ventilation. Components of Buildings & their functions, Basic concept of R.C.C., Introduction to types of foundation
Chapter 5
Transportation: Introduction to Transportation Engineering; Traffic and Road Safety: Types and Characteristics of Various Modes of Transportation; Various Road Traffic Signs, Causes of Accidents and Road Safety Measures.
Chapter 6
Environmental Engineering: Environmental Pollution, Environmental Acts and Regulations, Functional Concepts of Ecology, Basics of Species, Biodiversity, Ecosystem, Hydrological Cycle; Chemical Cycles: Carbon, Nitrogen & Phosphorus; Energy Flow in Ecosystems.
Water Pollution: Water Quality standards, Introduction to Treatment & Disposal of Waste Water. Reuse and Saving of Water, Rain Water Harvesting. Solid Waste Management: Classification of Solid Waste, Collection, Transportation and Disposal of Solid. Recycling of Solid Waste: Energy Recovery, Sanitary Landfill, On-Site Sanitation. Air & Noise Pollution: Primary and Secondary air pollutants, Harmful effects of Air Pollution, Control of Air Pollution. . Noise Pollution Harmful Effects of noise pollution, control of noise pollution, Global warming & Climate Change, Ozone depletion, Greenhouse effect
Text Books:
1. Palancharmy, Basic Civil Engineering, McGraw Hill publishers.
2. Satheesh Gopi, Basic Civil Engineering, Pearson Publishers.
3. Ketki Rangwala Dalal, Essentials of Civil Engineering, Charotar Publishing House.
4. BCP, Surveying volume 1
2. 2
Digital Logic Circuits
Computer Organization Computer Architectures Lab
Logic Gates
LOGIC GATES
Digital Computers
- Imply that the computer deals with digital information, i.e., it deals
with the information that is represented by binary digits
- Why BINARY ? instead of Decimal or other number system ?
* Consider electronic signal
signal
range
0 1 2 3 4 5 6 7 8 9
0 0 1 2 3 4 5 6 7 8 9
1 1 2 3 4 5 6 7 8 9 10
2 2 3 4 5 6 7 8 9 1011
3 3 4 5 6 7 8 9 101112
4 4 5 6 7 8 9 10111213
5 5 6 7 8 9 1011121314
6 6 7 8 9 101112131415
7 7 8 9 10111213141516
8 8 9 1011121314151617
9 9 101112131415161718
0
1 7
6
5
4
3
2
1
0
binary octal
0 1
0 1
1 10
0
1
* Consider the calculation cost - Add
3. 3
Digital Logic Circuits
Computer Organization Computer Architectures Lab
BASIC LOGIC BLOCK - GATE -
Types of Basic Logic Blocks
- Combinational Logic Block
Logic Blocks whose output logic value
depends only on the input logic values
- Sequential Logic Block
Logic Blocks whose output logic value
depends on the input values and the
state (stored information) of the blocks
Functions of Gates can be described by
- Truth Table
- Boolean Function
- Karnaugh Map
Logic Gates
Gate
.
.
.
Binary
Digital
Input
Signal
Binary
Digital
Output
Signal
4. 4
Digital Logic Circuits
Computer Organization Computer Architectures Lab
COMBINATIONAL GATES
A
X X = (A + B)’
B
Name Symbol Function Truth Table
Logic Gates
AND
A X = A • B
X or
B X = AB
0 0 0
0 1 0
1 0 0
1 1 1
0 0 0
0 1 1
1 0 1
1 1 1
OR
A
X X = A + B
B
I A X X = A’ 0 1
1 0
Buffer A X X = A
A X
0 0
1 1
NAND
A
X X = (AB)’
B
0 0 1
0 1 1
1 0 1
1 1 0
NOR
0 0 1
0 1 0
1 0 0
1 1 0
XOR
Exclusive OR
A X = A B
X or
B X = A’B + AB’
0 0 0
0 1 1
1 0 1
1 1 0
A X = (A B)’
X or
B X = A’B’+ AB
0 0 1
0 1 0
1 0 0
1 1 1
XNOR
Exclusive NOR
or Equivalence
A B X
A B X
A X
A B X
A B X
A B X
A B X
5. 5
Digital Logic Circuits
Computer Organization Computer Architectures Lab
BOOLEAN ALGEBRA
Boolean Algebra
* Algebra with Binary(Boolean) Variable and Logic Operations
* Boolean Algebra is useful in Analysis and Synthesis of
Digital Logic Circuits
- Input and Output signals can be
represented by Boolean Variables, and
- Function of the Digital Logic Circuits can be represented by
Logic Operations, i.e., Boolean Function(s)
- From a Boolean function, a logic diagram
can be constructed using AND, OR, and I
Truth Table
* The most elementary specification of the function of a Digital Logic
Circuit is the Truth Table
- Table that describes the Output Values for all the combinations
of the Input Values, called MINTERMS
- n input variables → 2n minterms
Boolean Algebra
6. 6
Digital Logic Circuits
Computer Organization Computer Architectures Lab
LOGIC CIRCUIT DESIGN
x y z F
0 0 0 0
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 1
1 1 1 1
F = x + y’z
Boolean Algebra
x
y
z
F
Truth
Table
Boolean
Function
Logic
Diagram
7. 7
Digital Logic Circuits
Computer Organization Computer Architectures Lab
BASIC IDENTITIES OF BOOLEAN ALGEBRA
[1] x + 0 = x
[3] x + 1 = 1
[5] x + x = x
[7] x + x’ = 1
[9] x + y = y + x
[11] x + (y + z) = (x + y) + z
[13] x(y + z) = xy +xz
[15] (x + y)’ = x’y’
[17] (x’)’ = x
[2] x • 0 = 0
[4] x • 1 = x
[6] x • x = x
[8] x • X’ = 0
[10] xy = yx
[12] x(yz) = (xy)z
[14] x + yz = (x + y)(x + z)
[16] (xy)’ = x’ + y’
[15] and [16] : De Morgan’s Theorem
Usefulness of this Table
- Simplification of the Boolean function
- Derivation of equivalent Boolean functions
to obtain logic diagrams utilizing different logic gates
-- Ordinarily ANDs, ORs, and Inverters
-- But a certain different form of Boolean function may be convenient
to obtain circuits with NANDs or NORs
→ Applications of De Morgans Theorem
x’y’ = (x + y)’ x’+ y’= (xy)’
I, AND → NOR I, OR → NAND
Boolean Algebra
8. 8
Digital Logic Circuits
Computer Organization Computer Architectures Lab
EQUIVALENT CIRCUITS
F = ABC + ABC’ + A’C .......…… (1)
= AB(C + C’) + A’C [13] ..…. (2)
= AB • 1 + A’C [7]
= AB + A’C [4] ...…. (3)
(1)
(2)
(3)
Many different logic diagrams are possible for a given Function
Boolean Algebra
A
B
C
F
A
B
C F
F
A
B
C
9. 9
Digital Logic Circuits
Computer Organization Computer Architectures Lab
COMPLEMENT OF FUNCTIONS
A Boolean function of a digital logic circuit is represented by only using
logical variables and AND, OR, and Invert operators.
→ Complement of a Boolean function
- Replace all the variables and subexpressions in the parentheses
appearing in the function expression with their respective complements
A,B,...,Z,a,b,...,z A’,B’,...,Z’,a’,b’,...,z’
(p + q) (p + q)’
- Replace all the operators with their respective
complementary operators
AND OR
OR AND
- Basically, extensive applications of the De Morgan’s theorem
(x1 + x2 + ... + xn )’ x1’x2’... xn’
(x1x2 ... xn)' x1' + x2' +...+ xn'
Boolean Algebra
10. 10
Digital Logic Circuits
Computer Organization Computer Architectures Lab
SIMPLIFICATION
Truth
Table
Boolean
Function
Unique Many different expressions exist
Simplification from Boolean function
- Finding an equivalent expression that is least expensive to implement
- For a simple function, it is possible to obtain
a simple expression for low cost implementation
- But, with complex functions, it is a very difficult task
Karnaugh Map (K-map) is a simple procedure for
simplifying Boolean expressions.
Truth
Table
Boolean
function
Karnaugh
Map
Simplified
Boolean
Function
Map Simplification
11. 11
Digital Logic Circuits
Computer Organization Computer Architectures Lab
KARNAUGH MAP
Karnaugh Map for an n-input digital logic circuit (n-variable sum-of-products
form of Boolean Function, or Truth Table) is
- Rectangle divided into 2n cells
- Each cell is associated with a Minterm
- An output(function) value for each input value associated with a
mintern is written in the cell representing the minterm
→ 1-cell, 0-cell
Each Minterm is identified by a decimal number whose binary representation
is identical to the binary interpretation of the input values of the minterm.
x F
0 1
1 0
x
0
1
0
1
x
0
1
0
1
Karnaugh Map
value
of F
Identification
of the cell
x y F
0 0 0
0 1 1
1 0 1
1 1 1
y
x 0 1
0
1
0 1
2 3
y
x 0 1
0
1
0 1
1 0
F(x) =
F(x,y) = (1,2)
1-cell
(1)
Map Simplification
13. 13
Digital Logic Circuits
Computer Organization Computer Architectures Lab
MAP SIMPLIFICATION - 2 ADJACENT CELLS -
Adjacent cells
- binary identifications are different in one bit
→ minterms associated with the adjacent
cells have one variable complemented each other
Cells (1,0) and (1,1) are adjacent
Minterms for (1,0) and (1,1) are
x • y’ --> x=1, y=0
x • y --> x=1, y=1
F = xy’+ xy can be reduced to F = x
From the map
Rule: xy’ +xy = x(y+y’) = x
x
y
0 1
0
1 1 1
0 0
(2,3)
F(x,y) =
2 adjacent cells xy’ and xy
→ merge them to a larger cell x
= xy’+ xy
= x
Map Simplification
14. 14
Digital Logic Circuits
Computer Organization Computer Architectures Lab
MAP SIMPLIFICATION - MORE THAN 2 CELLS -
u’v’w’x’ + u’v’w’x + u’v’wx + u’v’wx’
= u’v’w’(x’+x) + u’v’w(x+x’)
= u’v’w’ + u’v’w
= u’v’(w’+w)
= u’v’
uv
wx
1 1 1 1
1 1
1 1
uv
wx
1 1 1 1
1 1
1 1
u
v
w
x
u
v
w
x
u’v’
uw
u’x’
v’x
1 1
1 1
vw’
u’v’w’x’+u’v’w’x+u’vw’x’+u’vw’x+uvw’x’+uvw’x+uv’w’x’+uv’w’x
= u’v’w’(x’+x) + u’vw’(x’+x) + uvw’(x’+x) + uv’w’(x’+x)
= u’(v’+v)w’ + u(v’+v)w’
= (u’+u)w’ = w’
Map Simplification
u
v
w
x
uv
wx
1 1
1 1
1 1
1 1
u
v
uv
1 1
1 1
1 1
1 1
1 1 1 1
x
w’
u
V’
w
15. 15
Digital Logic Circuits
Computer Organization Computer Architectures Lab
MAP SIMPLIFICATION
(0,1), (0,2), (0,4), (0,8)
Adjacent Cells of 1
Adjacent Cells of 0
(1,0), (1,3), (1,5), (1,9)
...
...
Adjacent Cells of 15
(15,7), (15,11), (15,13), (15,14)
uv
wx
00 01 11 10
00
01 0 0 0 0
11 0 1 1 0
10 0 1 0 0
1 1 0 1
F(u,v,w,x) = (0,1,2,9,13,15)
u
v
w
x
Merge (0,1) and (0,2)
--> u’v’w’ + u’v’x’
Merge (1,9)
--> v’w’x
Merge (9,13)
--> uw’x
Merge (13,15)
--> uvx
F = u’v’w’ + u’v’x’ + v’w’x + uw’x + uvx
But (9,13) is covered by (1,9) and (13,15)
F = u’v’w’ + u’v’x’ + v’w’x + uvx
Map Simplification
0 0 0 0
1 1 0 1
0 1 1 0
0 1 0 0
16. 16
Digital Logic Circuits
Computer Organization Computer Architectures Lab
IMPLEMENTATION OF K-MAPS - Sum-of-Products Form -
Logic function represented by a Karnaugh map
can be implemented in the form of I-AND-OR
A cell or a collection of the adjacent 1-cells can
be realized by an AND gate, with some inversion of the input variables.
x
y
z
x’
y’
z’
x’
y
z’
x
y
z’
1 1
1
F(x,y,z) = (0,2,6)
1 1
1
x’
z’
y
z’
Map Simplification
x’
y
x
y
z’
x’
y’
z’
F
x
z
y
z
F
I AND OR
z’
17. 17
Digital Logic Circuits
Computer Organization Computer Architectures Lab
IMPLEMENTATION OF K-MAPS - Product-of-Sums Form -
Logic function represented by a Karnaugh map
can be implemented in the form of I-OR-AND
If we implement a Karnaugh map using 0-cells,
the complement of F, i.e., F’, can be obtained.
Thus, by complementing F’ using DeMorgan’s
theorem F can be obtained
F(x,y,z) = (0,2,6)
x
y
z
x
y’
z
F’ = xy’ + z
F = (xy’)z’
= (x’ + y)z’
x
y
z
F
I OR AND
Map Simplification
0 0
1 1
0 0 0 1
18. 18
Digital Logic Circuits
Computer Organization Computer Architectures Lab
IMPLEMENTATION OF K-MAPS
- Don’t-Care Conditions -
In some logic circuits, the output responses
for some input conditions are don’t care
whether they are 1 or 0.
In K-maps, don’t-care conditions are represented
by d’s in the corresponding cells.
Don’t-care conditions are useful in minimizing
the logic functions using K-map.
- Can be considered either 1 or 0
- Thus increases the chances of merging cells into the larger cells
--> Reduce the number of variables in the product terms
x
y
z
1 d d 1
d 1
x’
yz’
x
y
z
F
Map Simplification
19. 19
Digital Logic Circuits
Computer Organization Computer Architectures Lab
COMBINATIONAL LOGIC CIRCUITS
Half Adder
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
cn = xy + xcn-1+ ycn-1
= xy + (x y)cn-1
s = x’y’cn-1+x’yc’n-1+xy’c’n-1+xycn-1
= x y cn-1 = (x y) cn-1
x
y
cn-1
x
y
cn-1
cn s
Combinational Logic Circuits
x
y
x
y
c = xy s = xy’ + x’y
= x y
x
y c
s
x
y
cn-1
S
cn
Full Adder
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0
x y c s
0
1
0
0
0
0
1
1
x y cn-1 cn s
0
0
1
0
0
1
1
1
0
1
0
1
1
0
1
0
23. 23
Digital Logic Circuits
Computer Organization Computer Architectures Lab
FLIP FLOPS
Characteristics
- 2 stable states
- Memory capability
- Operation is specified by a Characteristic Table
0-state 1-state
In order to be used in the computer circuits, state of the flip flop should
have input terminals and output terminals so that it can be set to a certain
state, and its state can be read externally.
R
S
Q
Q’
S R Q(t+1)
0 0 Q(t)
0 1 0
1 0 1
1 1 indeterminate
(forbidden)
Flip Flops
1 0 0 1
0 1 1 0
24. 24
Digital Logic Circuits
Computer Organization Computer Architectures Lab
CLOCKED FLIP FLOPS
In a large digital system with many flip flops, operations of individual flip flops
are required to be synchronized to a clock pulse. Otherwise,
the operations of the system may be unpredictable.
R
S
Q
Q’
c
(clock)
Flip Flops
S Q
c
R Q’
S Q
c
R Q’
operates when operates when
clock is high clock is low
Clock pulse allows the flip flop to change state only
when there is a clock pulse appearing at the c terminal.
We call above flip flop a Clocked RS Latch, and symbolically as
25. 25
Digital Logic Circuits
Computer Organization Computer Architectures Lab
RS-LATCH WITH PRESET AND CLEAR INPUTS
Flip Flops
R
S
Q
Q’
c
(clock)
P(preset)
clr(clear)
S Q
c
R Q’
S Q
c
R Q’
P
clr
P
clr
S Q
c
R Q’
P
clr
S Q
c
R Q’
P
clr
26. 26
Digital Logic Circuits
Computer Organization Computer Architectures Lab
D-LATCH
D-Latch
Forbidden input values are forced not to occur
by using an inverter between the inputs
Flip Flops
Q
Q’
D(data)
E
(enable)
D Q
E Q’
E Q’
D Q
D Q(t+1)
0 0
1 1
27. 27
Digital Logic Circuits
Computer Organization Computer Architectures Lab
EDGE-TRIGGERED FLIP FLOPS
Characteristics
- State transition occurs at the rising edge or
falling edge of the clock pulse
Latches
Edge-triggered Flip Flops (positive)
respond to the input only during these periods
respond to the input only at this time
Flip Flops
28. 28
Digital Logic Circuits
Computer Organization Computer Architectures Lab
POSITIVE EDGE-TRIGGERED
T-Flip Flop: JK-Flip Flop whose J and K inputs are tied together to make
T input. Toggles whenever there is a pulse on T input.
Flip Flops
D-Flip Flop
JK-Flip Flop
S1 Q1
C1
R1 Q1'
S2 Q2
C2
R2 Q2'
D
C
Q
Q'
D
C
Q
Q'
SR1 SR2
SR1 active
SR2 active
D-FF
S1 Q1
C1
R1 Q1'
S2 Q2
C2
R2 Q2'
SR1 SR2
J
K
C
Q
Q'
J Q
C
K Q'
SR1 active
SR2 inactive SR2 inactive
SR1 inactive
29. 29
Digital Logic Circuits
Computer Organization Computer Architectures Lab
CLOCK PERIOD
Clock period determines how fast the digital circuit operates.
How can we determine the clock period ?
Usually, digital circuits are sequential circuits which has some flip flops
Combinational
Logic
Circuit
FF FF
Combinational logic Delay
FF Setup Time
FF Hold Time
FF Delay
td
ts,th
clock period T = td + ts + th
Flip Flops
.
.
.
...
FF
C
Combinational
Logic
Circuit
FF FF
.
.
.
30. 30
Digital Logic Circuits
Computer Organization Computer Architectures Lab
DESIGN EXAMPLE
Design Procedure:
Specification State Diagram State Table
Excitation Table Karnaugh Map Circuit Diagram
Example: 2-bit Counter -> 2 FF's
current next
state input state FF inputs
A B x A B Ja Ka Jb Kb
0 0 0 0 0 0 d 0 d
0 0 1 0 1 0 d 1 d
0 1 0 0 1 0 d d 0
0 1 1 1 0 1 d d 1
1 0 0 1 0 d 0 0 d
1 0 1 1 1 d 0 1 d
1 1 0 1 1 d 0 d 0
1 1 1 0 0 d 1 d 1
A
B
x
Ja
1
d d
d d
x
A
B
Ka
d d
d d
1
Kb
A
B
x
1
1
d
d
d
d
Ja = Bx Ka = Bx Jb = x Kb = x
clock
00
01
10
11
x=0
x=1
x=0
x=1
x=0
x=1
x=0
x=1
Sequential Circuits
J Q
C
K Q'
J Q
C
K Q'
x A
A
B
x
1 d
1 d
d
d
Jb
B
31. 31
Digital Logic Circuits
Computer Organization Computer Architectures Lab
SEQUENTIAL CIRCUITS - Registers
Bidirectional Shift Register with Parallel Load
Sequential Circuits
D
Q
C D
Q
C D
Q
C D
Q
C
A0 A1 A2 A3
Clock
I0 I1 I2 I3
Shift Registers
D Q
C
D Q
C
D Q
C
D Q
C
Serial
Input
Clock
Serial
Output
D
Q
C D
Q
C D
Q
C D
Q
C
A0 A1 A2
A3
4 x 1
MUX
4 x 1
MUX
4 x 1
MUX
4 x 1
MUX
Clock S0S1 SeriaI
Input
I0 I1 I2
I3
Serial
Input
32. 32
Digital Logic Circuits
Computer Organization Computer Architectures Lab
SEQUENTIUAL CIRCUITS - Counters
Sequential Circuits
J K
Q
J K
Q
J K
Q
J K
Q
Clock
Counter
Enable
A0 A1
A2 A3
Output
Carry
33. 33
Digital Logic Circuits
Computer Organization Computer Architectures Lab
MEMORY COMPONENTS
Logical Organization
Random Access Memory
- Each word has a unique address
- Access to a word requires the same time
independent of the location of the word
- Organization
Memory Components
words
(byte, or n bytes)
2k Words
(n bits/word)
n data input lines
n data output lines
k address lines
Read
Write
0
N - 1
34. 34
Digital Logic Circuits
Computer Organization Computer Architectures Lab
READ ONLY MEMORY(ROM)
Characteristics
- Perform read operation only, write operation is not possible
- Information stored in a ROM is made permanent
during production, and cannot be changed
- Organization
Information on the data output line depends only
on the information on the address input lines.
--> Combinational Logic Circuit
X0=A’B’ + B’C
X1=A’B’C + A’BC’
X2=BC + AB’C’
X3=A’BC’ + AB’
X4=AB
X0=A’B’C’ + A’B’C + AB’C
X1=A’B’C + A’BC’
X2=A’BC + AB’C’ + ABC
X3=A’BC’ + AB’C’ + AB’C
X4=ABC’ + ABC
Canonical minterms
1 0 0 0 0
1 1 0 0 0
0 1 0 1 0
0 0 1 0 0
0 0 1 1 0
1 0 0 1 0
0 0 0 0 1
0 0 1 0 1
address Output
ABC X0 X1 X2 X3 X4
000
001
010
011
100
101
110
111
Memory Components
m x n ROM
(m=2k)
k address input lines
n data output lines
35. 35
Digital Logic Circuits
Computer Organization Computer Architectures Lab
TYPES OF ROM
ROM
- Store information (function) during production
- Mask is used in the production process
- Unalterable
- Low cost for large quantity production --> used in the final products
PROM (Programmable ROM)
- Store info electrically using PROM programmer at the user’s site
- Unalterable
- Higher cost than ROM -> used in the system development phase
-> Can be used in small quantity system
EPROM (Erasable PROM)
- Store info electrically using PROM programmer at the user’s site
- Stored info is erasable (alterable) using UV light (electrically in
some devices) and rewriteable
- Higher cost than PROM but reusable --> used in the system
development phase. Not used in the system production
due to eras ability
Memory Components
36. 36
Digital Logic Circuits
Computer Organization Computer Architectures Lab
INTEGRATED CIRCUITS
Classification by the Circuit Density
SSI - several (less than 10) independent gates
MSI - 10 to 200 gates; Perform elementary digital functions;
Decoder, adder, register, parity checker, etc
LSI - 200 to few thousand gates; Digital subsystem
Processor, memory, etc
VLSI - Thousands of gates; Digital system
Microprocessor, memory module
Classification by Technology
TTL - Transistor-Transistor Logic
Bipolar transistors
NAND
ECL - Emitter-coupled Logic
Bipolar transistor
NOR
MOS - Metal-Oxide Semiconductor
Unipolar transistor
High density
CMOS - Complementary MOS
Low power consumption
Memory Components