SlideShare a Scribd company logo
Submitted to : Sir Azeem
By Syed Salman Jilani
Pentium is a brand used for a series of x86-compatible
microprocessors produced by Intel
The name Pentium is originally derived from the Greek word
pente meaning "five" as the original Pentium processors used
Intel's fifth-generation micro architecture
Pentium I
Pentium - 1993-1996 (60-200 MHz)
First Pentium CPU models.
 The Pentium had an L2 cache from 256KB to 1MB
 used a 50, 60 or 66 MHz system bus
 contained from 3.1 to 3.3 million transistors built on
0.6 to 0.35 process.
 Chips were housed in PGA packages
Pentium II
Pentium II - 1997-1999 (233-450 MHz)
The Pentium II used a 66 or 100 MHz system bus
Desktop models had 7.5 million transistors
512KB L2 cache and were housed in SECC packages
Mobile models had 27.4 million transistors 256KB L2
cache and were housed in either BGA or Mobile
Minicartridge (MMC) packages
Pentium III
Pentium III - 1999-2001 (500 MHz-1.13 GHz)
The Pentium III added 70 additional instructions to
the Pentium II.
 The Pentium III used a 100 or 133 MHz system bus and
either a 512KB L2 cache or a 256KB L2 Advanced
Transfer Cache.
 it contained from 9.5 to 28 million transistors, used
the 0.25 or 0.18 micron process
Pentium IV
Pentium 4 - Introduced in 2000 (1.4-3.4 GHz)
Latest Pentium architecture started out with a 400
MHz system bus and 256KB L2 cache later increased to
800 MHz and 2MB
 The first models contained 42 million transistors, used
the 0.18 micron process and came in 423-pin and 478-
pin PGA packages.
 Intel's first Pentium 4 chipset was the 850 and
supported only Rambus memory (RDRAM), but
subsequent chipsets switched to DDR SDRAM.
Dual Core & Core 2 duo Chaos
Meaning of dual core and core 2 duo
"Core" was the name by Intel for their newer processor.
"Core 2" was the name for the next version of that "Core"
processor.
When you see "Duo" then that means there are two
processors in the same packaged chip.
Thus “Dual Core" and "Core 2 Duo" are both two processor
chips, one being the newer "Core 2" variety
Dual-Core
 Dual-Core (2006-2009) (1.3 to 2.6 GHz)
 FSB (Front side Bus) speeds 533 MHz to 800 MHz
Min. feature size 65 nm to 45 nm
Instruction set MMX, SSE, SSE2, SSE3, SSSE3, x86-64
Core name(s)
 Yonah
 Merom-2M
 Allendale
 Wolfdale-3M
Core 2 duo
• Core 2 duo (2006-2011) (1.06 to 3.33 GHz)
• FSB speeds 800 MT/s to 1600 MT/s
• Min. feature size 65 nm to 45 nm
• Instruction set x86, x86-64, SSE4.1 is for 45 nm processors
only
• Core name(s)
• Allendale,
• Conroe,Conroe-L,
• Merom-2M, Merom, Merom-L,
• Kentsfield, Wolfdale, Yorkfield, Penryn
Core I[x] Odd Chaos
 Why does Intel produce core i3, core i5 and core i7
processors, but not core i2, core i4 or core i6 processors?
 The information on letters and numbers is not longer
corresponding to a specific technical features or
technology on the Products.
 This naming scheme is now divided as low-level units
(Core i3), mid-range units (Core i5) and high-end
performance processors (Core i7).
 These names were selected only for marketing purposes.
Core i3
Core i3 for
desktops
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 3.4-3.8GHz
•Max Turbo : N/A
•Cache : 3/4MB
•GPU :HD Graphics 4400-
4600
Core i3 for low-
power desktops
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 2.9-3.2GHz
•Max Turbo : N/A
•Cache : 3/4MB
•GPU :HD Graphics 4400-
4600
Core i3 for
mobile devices
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 2.4-2.6GHz
•Max Turbo : N/A
•Cache : 3MB
•GPU :HD Graphics 4600
Core i3 for
Ultra books
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 1.7-2GHz
•Max Turbo : N/A
•Cache : 3MB
•GPU :HD Graphics 4400
Core i5
Core i5 for
desktops
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 3-3.5GHz
•Max Turbo : 400MHz
•Cache : 6MB
•GPU :HD Graphics 4600
Core i5 for low-
power desktops
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 1.9-2.5GHz
•Max Turbo :1GHz
•Cache : 6MB
•GPU :HD Graphics 4600
Core i3 for
mobile devices
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 2.5-2.9GHz
•Max Turbo : 700MHz
•Cache : 3MB
•GPU :HD Graphics 4400
Core i3 for
Ultra books
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 1.3-2GHz
•Max Turbo : 1.5GHz
•Cache : 3MB
•GPU :HD Graphics 4400-
5000
Core i7
Core i7 for
desktops
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 3.4-4GHz
•Max Turbo : 500MHz
•Cache : 8MB
•GPU :HD Graphics 4600
Core i7 for low-
power desktops
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 2-2.7GHz
•Max Turbo :1.2GHz
•Cache : 8MB
•GPU :HD Graphics 4600
Core i7 for
mobile devices
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 2.9-3GHz
•Max Turbo : 700MHz
•Cache : 4MB
•GPU :HD Graphics 4600
Core i7 for
Ultra books
•Cores : 2
•Hyper-Threading : Yes
•Base Clock: 1.5-2.1GHz
•Max Turbo : 1.6GHz
•Cache : 4MB
•GPU :HD Graphics 4400-
5000
Core i7
Core i7 quad-core
for mobile devices
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 2.2-3.1GHz
•Max Turbo : 1GHz
•Cache : 8MB
•GPU :HD Graphics 4600
Core i7 quad-core
for high-end mobile
devices
•Cores : 4
•Hyper-Threading : Yes
•Base Clock: 2-2.6GHz
•Max Turbo :1.2GHz
•Cache : 8MB
•GPU :HD Graphics 4600 / Iris Pro Graphics 5200
Pentium processor

More Related Content

What's hot

Comparision between Core i3,i5,i7,i9
Comparision between Core i3,i5,i7,i9 Comparision between Core i3,i5,i7,i9
Comparision between Core i3,i5,i7,i9
ShriyaGautam3
 
ARM architcture
ARM architcture ARM architcture
ARM architcture
Hossam Adel
 
DDR, GDDR, HBM SDRAM Memory
DDR, GDDR, HBM SDRAM MemoryDDR, GDDR, HBM SDRAM Memory
DDR, GDDR, HBM SDRAM Memory
Subhajit Sahu
 
Nand flash memory
Nand flash memoryNand flash memory
Nand flash memory
Mohamed Fadel Buffon
 
Arm architecture
Arm architectureArm architecture
Arm architecture
MinYeop Na
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
harinder
 
Introduction for microprocessor
Introduction for microprocessorIntroduction for microprocessor
Introduction for microprocessor
THANDAIAH PRABU
 
Microprocessor Presentation
Microprocessor PresentationMicroprocessor Presentation
Microprocessor Presentation
alaminmasum1
 
Single and Multi core processor
Single and Multi core processorSingle and Multi core processor
Single and Multi core processor
Munaam Munawar
 
Memory presentation
Memory presentationMemory presentation
Memory presentation
aaravSingh41
 
ARM - Advance RISC Machine
ARM - Advance RISC MachineARM - Advance RISC Machine
ARM - Advance RISC Machine
EdutechLearners
 
History of intel microprocessors ppt
History of intel microprocessors pptHistory of intel microprocessors ppt
History of intel microprocessors ppt
Najam Khattak
 
Multicore Processor Technology
Multicore Processor TechnologyMulticore Processor Technology
Multicore Processor Technology
Venkata Raja Paruchuru
 
Introduction to ARM Architecture
Introduction to ARM ArchitectureIntroduction to ARM Architecture
Introduction to ARM Architecture
Racharla Rohit Varma
 
Pentium processor
Pentium processorPentium processor
Pentium processor
Pranjali Deshmukh
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
Abhay Matthew
 
Ram and its types
Ram and its typesRam and its types
Ram and its types
FARAZ QURESHI(BLACK HAT)
 
eMMC 5.0 Total IP Solution
eMMC 5.0 Total IP SolutioneMMC 5.0 Total IP Solution
eMMC 5.0 Total IP Solution
Arasan Chip Systems
 

What's hot (20)

Comparision between Core i3,i5,i7,i9
Comparision between Core i3,i5,i7,i9 Comparision between Core i3,i5,i7,i9
Comparision between Core i3,i5,i7,i9
 
CPU Architecture
CPU ArchitectureCPU Architecture
CPU Architecture
 
ARM architcture
ARM architcture ARM architcture
ARM architcture
 
DDR, GDDR, HBM SDRAM Memory
DDR, GDDR, HBM SDRAM MemoryDDR, GDDR, HBM SDRAM Memory
DDR, GDDR, HBM SDRAM Memory
 
Processors
ProcessorsProcessors
Processors
 
Nand flash memory
Nand flash memoryNand flash memory
Nand flash memory
 
Arm architecture
Arm architectureArm architecture
Arm architecture
 
Evolution of microprocessors
Evolution of microprocessorsEvolution of microprocessors
Evolution of microprocessors
 
Introduction for microprocessor
Introduction for microprocessorIntroduction for microprocessor
Introduction for microprocessor
 
Microprocessor Presentation
Microprocessor PresentationMicroprocessor Presentation
Microprocessor Presentation
 
Single and Multi core processor
Single and Multi core processorSingle and Multi core processor
Single and Multi core processor
 
Memory presentation
Memory presentationMemory presentation
Memory presentation
 
ARM - Advance RISC Machine
ARM - Advance RISC MachineARM - Advance RISC Machine
ARM - Advance RISC Machine
 
History of intel microprocessors ppt
History of intel microprocessors pptHistory of intel microprocessors ppt
History of intel microprocessors ppt
 
Multicore Processor Technology
Multicore Processor TechnologyMulticore Processor Technology
Multicore Processor Technology
 
Introduction to ARM Architecture
Introduction to ARM ArchitectureIntroduction to ARM Architecture
Introduction to ARM Architecture
 
Pentium processor
Pentium processorPentium processor
Pentium processor
 
Memory - RAM and its types
Memory - RAM and its typesMemory - RAM and its types
Memory - RAM and its types
 
Ram and its types
Ram and its typesRam and its types
Ram and its types
 
eMMC 5.0 Total IP Solution
eMMC 5.0 Total IP SolutioneMMC 5.0 Total IP Solution
eMMC 5.0 Total IP Solution
 

Viewers also liked

Pentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil KawarePentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil KawareProf. Swapnil V. Kaware
 
Architecture of pentium family
Architecture of pentium familyArchitecture of pentium family
Architecture of pentium family
University of Gujrat, Pakistan
 
Addressing modes of 80386
Addressing modes of 80386Addressing modes of 80386
Addressing modes of 80386
PDFSHARE
 
Microprocessor 80386
Microprocessor 80386Microprocessor 80386
Microprocessor 80386yash sawarkar
 
Intel I3,I5,I7 Processor
Intel I3,I5,I7 ProcessorIntel I3,I5,I7 Processor
Intel I3,I5,I7 Processor
sagar solanky
 
Your first linux programs
Your first linux programsYour first linux programs
Your first linux programs
Dr. Ahmed Al Zaidy
 
Signal descriptors of 8086
Signal descriptors of 8086Signal descriptors of 8086
Signal descriptors of 8086aviban
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
Sai Malleswar
 
Pin Description Of Intel 80386 DX Microprocessor
Pin Description Of Intel 80386 DX MicroprocessorPin Description Of Intel 80386 DX Microprocessor
Pin Description Of Intel 80386 DX Microprocessor
Raunaq Sahni
 
Intel® 80386 microprocessor registers
Intel® 80386 microprocessor registersIntel® 80386 microprocessor registers
Intel® 80386 microprocessor registers
Neel Shah
 
Chapter3 frame relay
Chapter3   frame relayChapter3   frame relay
Chapter3 frame relayjuliusbangaw
 
Concept of Pipelining
Concept of PipeliningConcept of Pipelining
Concept of Pipelining
SHAKOOR AB
 
I3 multicore processor
I3 multicore processorI3 multicore processor
I3 multicore processorAmol Barewar
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086
Jismy .K.Jose
 
Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051
hello_priti
 
Protection 80386
Protection 80386Protection 80386
Protection 80386
Akshay Nagpurkar
 

Viewers also liked (20)

Pentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil KawarePentium (80586) Microprocessor By Er. Swapnil Kaware
Pentium (80586) Microprocessor By Er. Swapnil Kaware
 
Pentium
PentiumPentium
Pentium
 
Architecture of pentium family
Architecture of pentium familyArchitecture of pentium family
Architecture of pentium family
 
Al2ed chapter3
Al2ed chapter3Al2ed chapter3
Al2ed chapter3
 
Pentium
PentiumPentium
Pentium
 
Addressing modes of 80386
Addressing modes of 80386Addressing modes of 80386
Addressing modes of 80386
 
Microprocessor 80386
Microprocessor 80386Microprocessor 80386
Microprocessor 80386
 
Intel I3,I5,I7 Processor
Intel I3,I5,I7 ProcessorIntel I3,I5,I7 Processor
Intel I3,I5,I7 Processor
 
Your first linux programs
Your first linux programsYour first linux programs
Your first linux programs
 
Signal descriptors of 8086
Signal descriptors of 8086Signal descriptors of 8086
Signal descriptors of 8086
 
Bidirectional data flow
Bidirectional data flowBidirectional data flow
Bidirectional data flow
 
Pin Description Of Intel 80386 DX Microprocessor
Pin Description Of Intel 80386 DX MicroprocessorPin Description Of Intel 80386 DX Microprocessor
Pin Description Of Intel 80386 DX Microprocessor
 
Intel® 80386 microprocessor registers
Intel® 80386 microprocessor registersIntel® 80386 microprocessor registers
Intel® 80386 microprocessor registers
 
Chapter3 frame relay
Chapter3   frame relayChapter3   frame relay
Chapter3 frame relay
 
Concept of Pipelining
Concept of PipeliningConcept of Pipelining
Concept of Pipelining
 
I3 multicore processor
I3 multicore processorI3 multicore processor
I3 multicore processor
 
8051 archi
8051 archi8051 archi
8051 archi
 
Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086Minimum mode and Maximum mode Configuration in 8086
Minimum mode and Maximum mode Configuration in 8086
 
Architecture of 8051
Architecture of 8051Architecture of 8051
Architecture of 8051
 
Protection 80386
Protection 80386Protection 80386
Protection 80386
 

Similar to Pentium processor

Core 2 processors
Core 2 processorsCore 2 processors
Core 2 processors
Arun Kumar
 
Lec 04e microprocessor_generations_w03
Lec 04e microprocessor_generations_w03Lec 04e microprocessor_generations_w03
Lec 04e microprocessor_generations_w03Aravindharamanan S
 
Amd Athlon Processors
Amd Athlon ProcessorsAmd Athlon Processors
Amd Athlon Processors
Fazle Rabbi Ador
 
Intel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
Intel® Xeon® Processor E5-2600 Guide, Silicon MechanicsIntel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
Intel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
waltermoss123
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
maruthisai
 
Processors and its Types
Processors and its TypesProcessors and its Types
Processors and its Types
Nimrah Shahbaz
 
Computer Hardware & Software Lab Manual 3
Computer Hardware & Software Lab Manual 3Computer Hardware & Software Lab Manual 3
Computer Hardware & Software Lab Manual 3
senayteklay
 
Pentium iii
Pentium iiiPentium iii
Pentium iii
Shreya Baheti
 
Timeline of Processors
Timeline of ProcessorsTimeline of Processors
Timeline of Processors
Devraj Goswami
 
Nomenclatura QNAP
Nomenclatura QNAPNomenclatura QNAP
Nomenclatura QNAP
Fernando Barrientos
 
AMD Processor
AMD ProcessorAMD Processor
AMD Processor
Ali Fahad
 
Computer hard ware - CENTRAL PROCESSING UNIT.pptx
Computer hard ware -  CENTRAL PROCESSING UNIT.pptxComputer hard ware -  CENTRAL PROCESSING UNIT.pptx
Computer hard ware - CENTRAL PROCESSING UNIT.pptx
JoshuaAnnan5
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
Anand Tiwari
 
G1-component computer(processor)
G1-component computer(processor)G1-component computer(processor)
G1-component computer(processor)nurazrinmalik
 
한컴MDS_NVIDIA Jetson Platform
한컴MDS_NVIDIA Jetson Platform한컴MDS_NVIDIA Jetson Platform
한컴MDS_NVIDIA Jetson Platform
HANCOM MDS
 
my good presentation.pptx
my good presentation.pptxmy good presentation.pptx
my good presentation.pptx
ssuser6178cf
 
Microprocessors and controllers
Microprocessors and controllersMicroprocessors and controllers
Microprocessors and controllers
Wendy Hemo
 
Microprocessors and controllers
Microprocessors and controllersMicroprocessors and controllers
Microprocessors and controllers
Wendy Hemo
 
intel core i7
intel core i7 intel core i7
intel core i7
Aleem Pasha
 

Similar to Pentium processor (20)

Core 2 processors
Core 2 processorsCore 2 processors
Core 2 processors
 
Lec 04e microprocessor_generations_w03
Lec 04e microprocessor_generations_w03Lec 04e microprocessor_generations_w03
Lec 04e microprocessor_generations_w03
 
Amd Athlon Processors
Amd Athlon ProcessorsAmd Athlon Processors
Amd Athlon Processors
 
Intel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
Intel® Xeon® Processor E5-2600 Guide, Silicon MechanicsIntel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
Intel® Xeon® Processor E5-2600 Guide, Silicon Mechanics
 
Processors
ProcessorsProcessors
Processors
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
Processors and its Types
Processors and its TypesProcessors and its Types
Processors and its Types
 
Computer Hardware & Software Lab Manual 3
Computer Hardware & Software Lab Manual 3Computer Hardware & Software Lab Manual 3
Computer Hardware & Software Lab Manual 3
 
Pentium iii
Pentium iiiPentium iii
Pentium iii
 
Timeline of Processors
Timeline of ProcessorsTimeline of Processors
Timeline of Processors
 
Nomenclatura QNAP
Nomenclatura QNAPNomenclatura QNAP
Nomenclatura QNAP
 
AMD Processor
AMD ProcessorAMD Processor
AMD Processor
 
Computer hard ware - CENTRAL PROCESSING UNIT.pptx
Computer hard ware -  CENTRAL PROCESSING UNIT.pptxComputer hard ware -  CENTRAL PROCESSING UNIT.pptx
Computer hard ware - CENTRAL PROCESSING UNIT.pptx
 
Microprocessor
MicroprocessorMicroprocessor
Microprocessor
 
G1-component computer(processor)
G1-component computer(processor)G1-component computer(processor)
G1-component computer(processor)
 
한컴MDS_NVIDIA Jetson Platform
한컴MDS_NVIDIA Jetson Platform한컴MDS_NVIDIA Jetson Platform
한컴MDS_NVIDIA Jetson Platform
 
my good presentation.pptx
my good presentation.pptxmy good presentation.pptx
my good presentation.pptx
 
Microprocessors and controllers
Microprocessors and controllersMicroprocessors and controllers
Microprocessors and controllers
 
Microprocessors and controllers
Microprocessors and controllersMicroprocessors and controllers
Microprocessors and controllers
 
intel core i7
intel core i7 intel core i7
intel core i7
 

Recently uploaded

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
James Anderson
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
DianaGray10
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
Jemma Hussein Allen
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
SOFTTECHHUB
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
Pierluigi Pugliese
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
Guy Korland
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
Matthew Sinclair
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
Adtran
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
Alan Dix
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
Prayukth K V
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
BookNet Canada
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
nkrafacyberclub
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
DanBrown980551
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
sonjaschweigert1
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 

Recently uploaded (20)

GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using Deplo...
 
UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5UiPath Test Automation using UiPath Test Suite series, part 5
UiPath Test Automation using UiPath Test Suite series, part 5
 
The Future of Platform Engineering
The Future of Platform EngineeringThe Future of Platform Engineering
The Future of Platform Engineering
 
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
Why You Should Replace Windows 11 with Nitrux Linux 3.5.0 for enhanced perfor...
 
By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024By Design, not by Accident - Agile Venture Bolzano 2024
By Design, not by Accident - Agile Venture Bolzano 2024
 
GraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge GraphGraphRAG is All You need? LLM & Knowledge Graph
GraphRAG is All You need? LLM & Knowledge Graph
 
20240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 202420240607 QFM018 Elixir Reading List May 2024
20240607 QFM018 Elixir Reading List May 2024
 
Pushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 daysPushing the limits of ePRTC: 100ns holdover for 100 days
Pushing the limits of ePRTC: 100ns holdover for 100 days
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
FIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdfFIDO Alliance Osaka Seminar: Overview.pdf
FIDO Alliance Osaka Seminar: Overview.pdf
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 
Epistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI supportEpistemic Interaction - tuning interfaces to provide information for AI support
Epistemic Interaction - tuning interfaces to provide information for AI support
 
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 previewState of ICS and IoT Cyber Threat Landscape Report 2024 preview
State of ICS and IoT Cyber Threat Landscape Report 2024 preview
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...Transcript: Selling digital books in 2024: Insights from industry leaders - T...
Transcript: Selling digital books in 2024: Insights from industry leaders - T...
 
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptxSecstrike : Reverse Engineering & Pwnable tools for CTF.pptx
Secstrike : Reverse Engineering & Pwnable tools for CTF.pptx
 
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdfFIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
FIDO Alliance Osaka Seminar: FIDO Security Aspects.pdf
 
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...
 
A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...A tale of scale & speed: How the US Navy is enabling software delivery from l...
A tale of scale & speed: How the US Navy is enabling software delivery from l...
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 

Pentium processor

  • 1.
  • 2. Submitted to : Sir Azeem By Syed Salman Jilani
  • 3. Pentium is a brand used for a series of x86-compatible microprocessors produced by Intel The name Pentium is originally derived from the Greek word pente meaning "five" as the original Pentium processors used Intel's fifth-generation micro architecture
  • 4. Pentium I Pentium - 1993-1996 (60-200 MHz) First Pentium CPU models.  The Pentium had an L2 cache from 256KB to 1MB  used a 50, 60 or 66 MHz system bus  contained from 3.1 to 3.3 million transistors built on 0.6 to 0.35 process.  Chips were housed in PGA packages
  • 5. Pentium II Pentium II - 1997-1999 (233-450 MHz) The Pentium II used a 66 or 100 MHz system bus Desktop models had 7.5 million transistors 512KB L2 cache and were housed in SECC packages Mobile models had 27.4 million transistors 256KB L2 cache and were housed in either BGA or Mobile Minicartridge (MMC) packages
  • 6. Pentium III Pentium III - 1999-2001 (500 MHz-1.13 GHz) The Pentium III added 70 additional instructions to the Pentium II.  The Pentium III used a 100 or 133 MHz system bus and either a 512KB L2 cache or a 256KB L2 Advanced Transfer Cache.  it contained from 9.5 to 28 million transistors, used the 0.25 or 0.18 micron process
  • 7. Pentium IV Pentium 4 - Introduced in 2000 (1.4-3.4 GHz) Latest Pentium architecture started out with a 400 MHz system bus and 256KB L2 cache later increased to 800 MHz and 2MB  The first models contained 42 million transistors, used the 0.18 micron process and came in 423-pin and 478- pin PGA packages.  Intel's first Pentium 4 chipset was the 850 and supported only Rambus memory (RDRAM), but subsequent chipsets switched to DDR SDRAM.
  • 8. Dual Core & Core 2 duo Chaos Meaning of dual core and core 2 duo "Core" was the name by Intel for their newer processor. "Core 2" was the name for the next version of that "Core" processor. When you see "Duo" then that means there are two processors in the same packaged chip. Thus “Dual Core" and "Core 2 Duo" are both two processor chips, one being the newer "Core 2" variety
  • 9. Dual-Core  Dual-Core (2006-2009) (1.3 to 2.6 GHz)  FSB (Front side Bus) speeds 533 MHz to 800 MHz Min. feature size 65 nm to 45 nm Instruction set MMX, SSE, SSE2, SSE3, SSSE3, x86-64 Core name(s)  Yonah  Merom-2M  Allendale  Wolfdale-3M
  • 10. Core 2 duo • Core 2 duo (2006-2011) (1.06 to 3.33 GHz) • FSB speeds 800 MT/s to 1600 MT/s • Min. feature size 65 nm to 45 nm • Instruction set x86, x86-64, SSE4.1 is for 45 nm processors only • Core name(s) • Allendale, • Conroe,Conroe-L, • Merom-2M, Merom, Merom-L, • Kentsfield, Wolfdale, Yorkfield, Penryn
  • 11. Core I[x] Odd Chaos  Why does Intel produce core i3, core i5 and core i7 processors, but not core i2, core i4 or core i6 processors?  The information on letters and numbers is not longer corresponding to a specific technical features or technology on the Products.  This naming scheme is now divided as low-level units (Core i3), mid-range units (Core i5) and high-end performance processors (Core i7).  These names were selected only for marketing purposes.
  • 12. Core i3 Core i3 for desktops •Cores : 2 •Hyper-Threading : Yes •Base Clock: 3.4-3.8GHz •Max Turbo : N/A •Cache : 3/4MB •GPU :HD Graphics 4400- 4600 Core i3 for low- power desktops •Cores : 2 •Hyper-Threading : Yes •Base Clock: 2.9-3.2GHz •Max Turbo : N/A •Cache : 3/4MB •GPU :HD Graphics 4400- 4600 Core i3 for mobile devices •Cores : 2 •Hyper-Threading : Yes •Base Clock: 2.4-2.6GHz •Max Turbo : N/A •Cache : 3MB •GPU :HD Graphics 4600 Core i3 for Ultra books •Cores : 2 •Hyper-Threading : Yes •Base Clock: 1.7-2GHz •Max Turbo : N/A •Cache : 3MB •GPU :HD Graphics 4400
  • 13. Core i5 Core i5 for desktops •Cores : 4 •Hyper-Threading : Yes •Base Clock: 3-3.5GHz •Max Turbo : 400MHz •Cache : 6MB •GPU :HD Graphics 4600 Core i5 for low- power desktops •Cores : 4 •Hyper-Threading : Yes •Base Clock: 1.9-2.5GHz •Max Turbo :1GHz •Cache : 6MB •GPU :HD Graphics 4600 Core i3 for mobile devices •Cores : 2 •Hyper-Threading : Yes •Base Clock: 2.5-2.9GHz •Max Turbo : 700MHz •Cache : 3MB •GPU :HD Graphics 4400 Core i3 for Ultra books •Cores : 2 •Hyper-Threading : Yes •Base Clock: 1.3-2GHz •Max Turbo : 1.5GHz •Cache : 3MB •GPU :HD Graphics 4400- 5000
  • 14. Core i7 Core i7 for desktops •Cores : 4 •Hyper-Threading : Yes •Base Clock: 3.4-4GHz •Max Turbo : 500MHz •Cache : 8MB •GPU :HD Graphics 4600 Core i7 for low- power desktops •Cores : 4 •Hyper-Threading : Yes •Base Clock: 2-2.7GHz •Max Turbo :1.2GHz •Cache : 8MB •GPU :HD Graphics 4600 Core i7 for mobile devices •Cores : 2 •Hyper-Threading : Yes •Base Clock: 2.9-3GHz •Max Turbo : 700MHz •Cache : 4MB •GPU :HD Graphics 4600 Core i7 for Ultra books •Cores : 2 •Hyper-Threading : Yes •Base Clock: 1.5-2.1GHz •Max Turbo : 1.6GHz •Cache : 4MB •GPU :HD Graphics 4400- 5000
  • 15. Core i7 Core i7 quad-core for mobile devices •Cores : 4 •Hyper-Threading : Yes •Base Clock: 2.2-3.1GHz •Max Turbo : 1GHz •Cache : 8MB •GPU :HD Graphics 4600 Core i7 quad-core for high-end mobile devices •Cores : 4 •Hyper-Threading : Yes •Base Clock: 2-2.6GHz •Max Turbo :1.2GHz •Cache : 8MB •GPU :HD Graphics 4600 / Iris Pro Graphics 5200