SlideShare a Scribd company logo
Main Projects for 
Vlsi 
2014- 
2015 
H.No:11-13-1099/301,Sai Enclaves,Road No.1 
Green Hills Colony,Saroornagar,Hyderabad-500035 
For Abstracts 
Contact:+91 40-40040855 
+91-9948721501 
+91-7842522786 
+91-885694832 
+91-9703655654 
Mail Us: PurpleTechnoSolutions @gmail.com 
Pts.hyd2009@gmail.com 
Info@PurpleTechnoSolutions.com 
Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills 
Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
VLSI 
S.N 
O Projects Titles 
1 High Speed FPGA implementation of FIR Filters for DSP Applications 
2 
Design and implementation of Floating Point Multiplier based on Vedic 
Multiplication Technique 
3 A Noval Approach for parallel CRC generation FOR High Speed Application. 
4 
High speed Modified Booth Encoder multiplier for signed and unsigned 
numbers. 
5 
Design and Simulation of 32-Point FFT Using Radix-2 Algorithm for FPGA 
Implementation. 
6 
Efficient VLSI Implementation of DES and Triple DES Algorithm with Cipher 
Block Chaining concept using Verilog and FPGA 
7 Implementation of an Efficient Multiplier based on Vedic Mathematics 
8 A Floating point Fused Dot Product Unit 
9 Implementation of Power Efficient Vedic Multiplier 
10 LUT Optimization for Memory-Based Computation 
11 Area Efficient parallel FIR Digital Filter Structures for Symmetric Convolution 
based on Fast FIR Algorithm 
12 Measurement and evaluation of power analysis attacks on Asynchronous S-Box. 
13 High Speed Booth Encoded Multiplier By Minimizing The Computation Time 
14 Design Of Area Optimized AES 128 Algorithm Using Mix column 
Transformation. 
15 A Secure, Low Power and Low Hardware Digital Watermarking System. 
16 Efficient Weighted Pattern Generation Technique with Low Hardware Overhead 
17 Low Power Design Techniques Applied to Pipelined Parallel and Iterative 
CORDIC Design 
18 Design and implementation of a high performance multiplier using HDL 
Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills 
Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
19 A VLSI Implementation of Modulo Multiplier By Using Radix-8 Modified 
Booth Algorithm 
20 Platform-Independent Customizable UART Soft-Core 
21 A Parallel Multiplier Accumulator Based On Radix 4 Modified Booth 
Algorithms by Using Spurious Power Suppression Technique 
22 Using Self-Immunity Technique 64-bit Register File Immunity Improvement 
23 
FPGA Implementation of Low power Digital QPSK Modulator 
24 High Speed 3D DWT VlSI Architecture for Image Processing Using Lifting 
Based wavelet Transform 
25 Implementation of AMBA compliant Memory Controller on a FPGA 
26 Faster and Low Power Twin Precision Multiplier 
27 Design and Analysis of Low Power Parallel Prefix VLSI Adder 
28 FPGA Implementation of Booth’s and Baugh- Wooley Multiplier 
29 Implementation of Area Efficient 16bit Adder in SPARTAN-3 FPGA 
30 Reliable and Higher Throughput Anti-Collision Technique for RFID UHF Tag 
31 Implementation of Bus Bridge between AHB and OCP 
32 An Implementation of Open Core Protocol for the On-Chip Bus 
33 Implementation of OFDM System using IFFT and FFT 
34 An Efficient FPGA implementation of Double Precision floating Point 
Multiplier 
35 FPGA Based High Speed Parallel Cyclic Redundancy Check 
36 High speed carry save multiplier based linear convolution using Vedic 
mathematics 
37 FPGA Implementation of 2-D DCT Architecture for JPEG Image Compression 
38 Performance Evaluation of Complex Multiplier Using Advance Algorithm 
39 Design of High Speed Vedic Square by using Vedic Multiplication Techniques 
40 An FSM Based VGA Controller with 640×480 Resolution. 
41 A Verilog Model of Universal Scalable Binary Sequence Detector 
Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills 
Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
42 Hardware modeling of binary coded decimal adder in field programmable gate 
array 
43 Low powers add and shift multiplier design BZFAD architecture 
44 A High Throughput Fixed point Complex divider for FPGAs 
45 Design and Implementation of Two Variable Multiplier Using KCM and Vedic 
Mathematics. 
Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills 
Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654

More Related Content

Viewers also liked

Company profile
Company profileCompany profile
Company profile
Khadarbaba Shaik
 
Distributed remote temperature monitoring and acquisition system based on can...
Distributed remote temperature monitoring and acquisition system based on can...Distributed remote temperature monitoring and acquisition system based on can...
Distributed remote temperature monitoring and acquisition system based on can...
Khadarbaba Shaik
 
Advanced android mobile controlling robot
Advanced android mobile controlling robotAdvanced android mobile controlling robot
Advanced android mobile controlling robot
Khadarbaba Shaik
 
Can protocol implementation for industrial process control gsm
Can protocol implementation for industrial process control gsmCan protocol implementation for industrial process control gsm
Can protocol implementation for industrial process control gsm
Khadarbaba Shaik
 
Providing accident detection in vehicular
Providing accident detection in vehicularProviding accident detection in vehicular
Providing accident detection in vehicular
Khadarbaba Shaik
 
Eee list 2014 titles
Eee list 2014 titlesEee list 2014 titles
Eee list 2014 titles
Khadarbaba Shaik
 
Touch screen mobile phone
Touch screen mobile phoneTouch screen mobile phone
Touch screen mobile phone
Khadarbaba Shaik
 
embedded systems titles
embedded systems titles embedded systems titles
embedded systems titles
Khadarbaba Shaik
 
Student college alert system to parents by their entry at the college premise...
Student college alert system to parents by their entry at the college premise...Student college alert system to parents by their entry at the college premise...
Student college alert system to parents by their entry at the college premise...
Khadarbaba Shaik
 
Ece dsp dip main project list
Ece dsp dip main project listEce dsp dip main project list
Ece dsp dip main project list
Khadarbaba Shaik
 
Ece dsp dip main project list
Ece dsp dip main project listEce dsp dip main project list
Ece dsp dip main project list
Khadarbaba Shaik
 
EMBEDDED ieee list
EMBEDDED ieee listEMBEDDED ieee list
EMBEDDED ieee list
Khadarbaba Shaik
 

Viewers also liked (12)

Company profile
Company profileCompany profile
Company profile
 
Distributed remote temperature monitoring and acquisition system based on can...
Distributed remote temperature monitoring and acquisition system based on can...Distributed remote temperature monitoring and acquisition system based on can...
Distributed remote temperature monitoring and acquisition system based on can...
 
Advanced android mobile controlling robot
Advanced android mobile controlling robotAdvanced android mobile controlling robot
Advanced android mobile controlling robot
 
Can protocol implementation for industrial process control gsm
Can protocol implementation for industrial process control gsmCan protocol implementation for industrial process control gsm
Can protocol implementation for industrial process control gsm
 
Providing accident detection in vehicular
Providing accident detection in vehicularProviding accident detection in vehicular
Providing accident detection in vehicular
 
Eee list 2014 titles
Eee list 2014 titlesEee list 2014 titles
Eee list 2014 titles
 
Touch screen mobile phone
Touch screen mobile phoneTouch screen mobile phone
Touch screen mobile phone
 
embedded systems titles
embedded systems titles embedded systems titles
embedded systems titles
 
Student college alert system to parents by their entry at the college premise...
Student college alert system to parents by their entry at the college premise...Student college alert system to parents by their entry at the college premise...
Student college alert system to parents by their entry at the college premise...
 
Ece dsp dip main project list
Ece dsp dip main project listEce dsp dip main project list
Ece dsp dip main project list
 
Ece dsp dip main project list
Ece dsp dip main project listEce dsp dip main project list
Ece dsp dip main project list
 
EMBEDDED ieee list
EMBEDDED ieee listEMBEDDED ieee list
EMBEDDED ieee list
 

Similar to Main p roject list for vlsi

Vlsi b.tech 2014 15
Vlsi b.tech 2014 15Vlsi b.tech 2014 15
Vlsi b.tech 2014 15
SAK Informatics
 
M.Tech VLSI List of new titles for the year 2014
M.Tech VLSI List of new titles for the year 2014 M.Tech VLSI List of new titles for the year 2014
M.Tech VLSI List of new titles for the year 2014
SAK Informatics
 
Vlsi titles 2017 18
Vlsi titles 2017 18Vlsi titles 2017 18
Vlsi titles 2017 18
GREEN CORNER TECH
 
Vlsi mini project list 2013
Vlsi mini project list 2013Vlsi mini project list 2013
Vlsi mini project list 2013
Vision Solutions
 
VLSI 2014 LIST
VLSI 2014 LISTVLSI 2014 LIST
VLSI 2014 LIST
Sai Kumar Kolleru
 
Vlsi 2020 21_titles
Vlsi 2020 21_titles Vlsi 2020 21_titles
Vlsi 2020 21_titles
MSR PROJECTS
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
Analog Devices, Inc.
 
M.tech vlsi list 2014 15
M.tech vlsi list 2014 15M.tech vlsi list 2014 15
M.tech vlsi list 2014 15
SAK Informatics
 
Vhdl Project List - Verilog Projects
Vhdl Project List - Verilog Projects Vhdl Project List - Verilog Projects
Vhdl Project List - Verilog Projects
E2MATRIX
 
Vlsi 2016- projects list
Vlsi   2016- projects listVlsi   2016- projects list
Vlsi 2016- projects list
NEWZEN INFOTECH
 
Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011
vamsi_allamsetti
 
Vlsi 2016 17--- m.tech-9581464142
Vlsi 2016 17--- m.tech-9581464142Vlsi 2016 17--- m.tech-9581464142
Vlsi 2016 17--- m.tech-9581464142
MSR PROJECTS
 
M tech-2015 vlsi-new
M tech-2015 vlsi-newM tech-2015 vlsi-new
M tech-2015 vlsi-new
Aditya Undralla
 
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorA High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
Pvrtechnologies Nellore
 
m.tech VLSI-2017-18 --9581464142-msr projects
m.tech VLSI-2017-18 --9581464142-msr projectsm.tech VLSI-2017-18 --9581464142-msr projects
m.tech VLSI-2017-18 --9581464142-msr projects
MSR PROJECTS
 
New vlsi list 2015 only
New vlsi list 2015 onlyNew vlsi list 2015 only
New vlsi list 2015 only
MSR PROJECTS
 
VLSI based final year project topics and ideas
VLSI based final year project topics and ideas VLSI based final year project topics and ideas
VLSI based final year project topics and ideas
Nxtlogic Software Solutions
 
Design and fpga implementation of a reconfigurable digital down converter for...
Design and fpga implementation of a reconfigurable digital down converter for...Design and fpga implementation of a reconfigurable digital down converter for...
Design and fpga implementation of a reconfigurable digital down converter for...
Nxfee Innovation
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah
 

Similar to Main p roject list for vlsi (20)

Vlsi b.tech 2014 15
Vlsi b.tech 2014 15Vlsi b.tech 2014 15
Vlsi b.tech 2014 15
 
M.Tech VLSI List of new titles for the year 2014
M.Tech VLSI List of new titles for the year 2014 M.Tech VLSI List of new titles for the year 2014
M.Tech VLSI List of new titles for the year 2014
 
Vlsi titles 2017 18
Vlsi titles 2017 18Vlsi titles 2017 18
Vlsi titles 2017 18
 
Vlsi mini project list 2013
Vlsi mini project list 2013Vlsi mini project list 2013
Vlsi mini project list 2013
 
VLSI 2014 LIST
VLSI 2014 LISTVLSI 2014 LIST
VLSI 2014 LIST
 
Vlsi 2020 21_titles
Vlsi 2020 21_titles Vlsi 2020 21_titles
Vlsi 2020 21_titles
 
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
High Performance DSP with Xilinx All Programmable Devices (Design Conference ...
 
M.tech vlsi list 2014 15
M.tech vlsi list 2014 15M.tech vlsi list 2014 15
M.tech vlsi list 2014 15
 
Vhdl Project List - Verilog Projects
Vhdl Project List - Verilog Projects Vhdl Project List - Verilog Projects
Vhdl Project List - Verilog Projects
 
Vlsi 2016- projects list
Vlsi   2016- projects listVlsi   2016- projects list
Vlsi 2016- projects list
 
Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011Vlsi titles 2014 2013 2012 2011
Vlsi titles 2014 2013 2012 2011
 
Vlsi 2016 17--- m.tech-9581464142
Vlsi 2016 17--- m.tech-9581464142Vlsi 2016 17--- m.tech-9581464142
Vlsi 2016 17--- m.tech-9581464142
 
M tech-2015 vlsi-new
M tech-2015 vlsi-newM tech-2015 vlsi-new
M tech-2015 vlsi-new
 
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC ProcessorA High-Speed FPGA Implementation of an RSD-Based ECC Processor
A High-Speed FPGA Implementation of an RSD-Based ECC Processor
 
m.tech VLSI-2017-18 --9581464142-msr projects
m.tech VLSI-2017-18 --9581464142-msr projectsm.tech VLSI-2017-18 --9581464142-msr projects
m.tech VLSI-2017-18 --9581464142-msr projects
 
New vlsi list 2015 only
New vlsi list 2015 onlyNew vlsi list 2015 only
New vlsi list 2015 only
 
VLSI based final year project topics and ideas
VLSI based final year project topics and ideas VLSI based final year project topics and ideas
VLSI based final year project topics and ideas
 
Design and fpga implementation of a reconfigurable digital down converter for...
Design and fpga implementation of a reconfigurable digital down converter for...Design and fpga implementation of a reconfigurable digital down converter for...
Design and fpga implementation of a reconfigurable digital down converter for...
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
Himanshu Shivhar (1)
Himanshu Shivhar (1)Himanshu Shivhar (1)
Himanshu Shivhar (1)
 

Recently uploaded

Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
gdsczhcet
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
aqil azizi
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
Kerry Sado
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
ssuser7dcef0
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
WENKENLI1
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Soumen Santra
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
ChristineTorrepenida1
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
AmarGB2
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 

Recently uploaded (20)

Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Gen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdfGen AI Study Jams _ For the GDSC Leads in India.pdf
Gen AI Study Jams _ For the GDSC Leads in India.pdf
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
 
Hierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power SystemHierarchical Digital Twin of a Naval Power System
Hierarchical Digital Twin of a Naval Power System
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdfGoverning Equations for Fundamental Aerodynamics_Anderson2010.pdf
Governing Equations for Fundamental Aerodynamics_Anderson2010.pdf
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTSHeap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
Heap Sort (SS).ppt FOR ENGINEERING GRADUATES, BCA, MCA, MTECH, BSC STUDENTS
 
Unbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptxUnbalanced Three Phase Systems and circuits.pptx
Unbalanced Three Phase Systems and circuits.pptx
 
Investor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptxInvestor-Presentation-Q1FY2024 investor presentation document.pptx
Investor-Presentation-Q1FY2024 investor presentation document.pptx
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 

Main p roject list for vlsi

  • 1. Main Projects for Vlsi 2014- 2015 H.No:11-13-1099/301,Sai Enclaves,Road No.1 Green Hills Colony,Saroornagar,Hyderabad-500035 For Abstracts Contact:+91 40-40040855 +91-9948721501 +91-7842522786 +91-885694832 +91-9703655654 Mail Us: PurpleTechnoSolutions @gmail.com Pts.hyd2009@gmail.com Info@PurpleTechnoSolutions.com Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
  • 2. VLSI S.N O Projects Titles 1 High Speed FPGA implementation of FIR Filters for DSP Applications 2 Design and implementation of Floating Point Multiplier based on Vedic Multiplication Technique 3 A Noval Approach for parallel CRC generation FOR High Speed Application. 4 High speed Modified Booth Encoder multiplier for signed and unsigned numbers. 5 Design and Simulation of 32-Point FFT Using Radix-2 Algorithm for FPGA Implementation. 6 Efficient VLSI Implementation of DES and Triple DES Algorithm with Cipher Block Chaining concept using Verilog and FPGA 7 Implementation of an Efficient Multiplier based on Vedic Mathematics 8 A Floating point Fused Dot Product Unit 9 Implementation of Power Efficient Vedic Multiplier 10 LUT Optimization for Memory-Based Computation 11 Area Efficient parallel FIR Digital Filter Structures for Symmetric Convolution based on Fast FIR Algorithm 12 Measurement and evaluation of power analysis attacks on Asynchronous S-Box. 13 High Speed Booth Encoded Multiplier By Minimizing The Computation Time 14 Design Of Area Optimized AES 128 Algorithm Using Mix column Transformation. 15 A Secure, Low Power and Low Hardware Digital Watermarking System. 16 Efficient Weighted Pattern Generation Technique with Low Hardware Overhead 17 Low Power Design Techniques Applied to Pipelined Parallel and Iterative CORDIC Design 18 Design and implementation of a high performance multiplier using HDL Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
  • 3. 19 A VLSI Implementation of Modulo Multiplier By Using Radix-8 Modified Booth Algorithm 20 Platform-Independent Customizable UART Soft-Core 21 A Parallel Multiplier Accumulator Based On Radix 4 Modified Booth Algorithms by Using Spurious Power Suppression Technique 22 Using Self-Immunity Technique 64-bit Register File Immunity Improvement 23 FPGA Implementation of Low power Digital QPSK Modulator 24 High Speed 3D DWT VlSI Architecture for Image Processing Using Lifting Based wavelet Transform 25 Implementation of AMBA compliant Memory Controller on a FPGA 26 Faster and Low Power Twin Precision Multiplier 27 Design and Analysis of Low Power Parallel Prefix VLSI Adder 28 FPGA Implementation of Booth’s and Baugh- Wooley Multiplier 29 Implementation of Area Efficient 16bit Adder in SPARTAN-3 FPGA 30 Reliable and Higher Throughput Anti-Collision Technique for RFID UHF Tag 31 Implementation of Bus Bridge between AHB and OCP 32 An Implementation of Open Core Protocol for the On-Chip Bus 33 Implementation of OFDM System using IFFT and FFT 34 An Efficient FPGA implementation of Double Precision floating Point Multiplier 35 FPGA Based High Speed Parallel Cyclic Redundancy Check 36 High speed carry save multiplier based linear convolution using Vedic mathematics 37 FPGA Implementation of 2-D DCT Architecture for JPEG Image Compression 38 Performance Evaluation of Complex Multiplier Using Advance Algorithm 39 Design of High Speed Vedic Square by using Vedic Multiplication Techniques 40 An FSM Based VGA Controller with 640×480 Resolution. 41 A Verilog Model of Universal Scalable Binary Sequence Detector Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654
  • 4. 42 Hardware modeling of binary coded decimal adder in field programmable gate array 43 Low powers add and shift multiplier design BZFAD architecture 44 A High Throughput Fixed point Complex divider for FPGAs 45 Design and Implementation of Two Variable Multiplier Using KCM and Vedic Mathematics. Address: Purple Techno Solutions, H.No:11-13-1099/301,Sai Enclaves, Road No 1,GreenHills Colony, Hyderabad. Call Us:+91-7842522786/8885694832/9948721501/9703655654