SlideShare a Scribd company logo
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
5 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
Abstract: A technology called Quantum Dot Cellular Automata (QCA) offers a far more effective computational
platform than CMOS. Through the polarization of electrons, digital information is represented. In comparison to
CMOS technology, it is more attractive because to its size, faster speed, feature, high degree of scalability, greater
switching frequency, and low power consumption. This paper suggests structures of basic logic gates in the QCA
technology. For the aim of verification, the produced circuits aresimulated, and their results are then compared
to those of their published counterparts. The comparison outcomes provide hope for adding the suggested
structures to the collection of QCA gates.
Keywords - Logic gates, Quantum Dot Cellular Automata (QCA), CMOS, FinFETs, Nanoscale
1. Introduction
Because of its high lithography, short channel effect, and high power consumption, the complementary metal
oxide semiconductor (CMOS) technique cannot continue to increase the number of devices per chip. Due to all
these drawbacks, researchers are considering alternative technologies such as quantum dots, cellular automata,
and field effect transistors (FinFETs) that can operate at the nanoscale.
A new instrument in the field of nanoelectronics that has been technologically developed to allow the modeling
of multidimensional quantum circuits and devices is the quantum-dot cellular automata (QCA). In QCA, unlike a
conventional computer, digital information is represented as an arrangement of paired electrons that are connected
to form an array of quantumdots. Boolean logic is implemented using quantumdots in the QCA designer. With
advances in QCA technology, digital circuits designed using QCA have become smaller and faster, with
significant power savings. Due to interactions between nearby cells, electrostatic or magnetic fields caused state
changes in the QCA. QCA uses electron localization to represent binary values inquantum dots instead of a
sequence of voltages and currents, as is done in traditional computers to create and model huge electronic circuits.
2. QCA PRELIMINARIES
QCA cell
In QCA, a cell is the fundamental building block. In a QCA cell, the logical bit representation is carried out using
the proper charge configuration. Each cell of a quantum dot consists of four charge carriers located at the corners
of the cube. As seen in Figure 1, these four quantum dots form a QCA cell in which one of its electron pairs is
located diagonally opposite another pair. Since the electrical repulsion between the electrons in QCA is weaker
than in other substances, the electron pairs in QCA tend to occupy opposite corners, or diagonal locations, rather
than adjacent locations.
Design & analysis various basic logic gates
usingQuantum Dot Cellular Automata (QCA)
Mohd. Shayan1
, Priyanshu Gairola1
, Nitin Pawar1
, Keshav Sharma1
Anshuman Singh2
, Dhananjay Singh2
, Pavan Kumar Shukla2
, Vinod M. Kapse2
1
Student, Department of Electronics& Communication Engineering, Noida Institute of Engineering and Technology,
Greater, Noida
2
Faculty, Department of Electronics and Communication Engineering, Noida Institute of Engineering and Technology,
Greater Noida
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
6 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
Figure 1: QCA Cell
QCA clock
Clock-based QCA is used to perform calculations and ensure data flow to the output. Clocking is important for
powering the QCA circuit and controlling the direction of data flow. The barrier between points is managed by
the clock. The cell polarity is still unclear if the clock is running slowly. When the clock is high, the cell's polarity
is fixed. Four clock phases are present in the clock signal to guarantee adiabatic cell switching. These phases are
switching, holding, releasing, and relaxing. There are four clock zones with four phases each that make up the
QCA circuit.
Figure 2: QCA Clock
Majority gate
The majority gate is known as the universal gate of the QCA logic. The output of a three-input majority gateis
true if either of the two inputs is true, and the three inputs all have the same priority. Five QCA cells are arranged
in a cross pattern to create the majority gate, as shown in Figure 3. The majority gate will generate the output
based on the majority of the inputs.
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
7 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
3(a) 3(b)
Figure 3: 3(a)Block diagram of majority gate 3(b)Majority gate in QCA
3. LOGIC GATE DESIGN IN QCA
NOT Gate
A NOT gate is a basic digital logic gate that has a single input and simple behavior. A NOT gate takes its input
and negates it. That is, if the input is true, the output will be false.QCA can be used to build inverters or NOT gates
by positioning two QCA cells at a 45-degree angle to one another and allowing them to interact with each other.
Using the QCAD NOT tool, the gate design is represented in Figure 4.
Figure 4: NOT gate implementation using QCA
AND Gate
An AND gate is a circuit that allows two signals to be combined so that the output is always on if both signals are
present. The majority gate in Figure 5 can be converted into an AND gate by polarizing one of the inputs to zero.
Thesolution is M (A, B, 0) = AB.
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
8 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
Figure 5: AND gate implementation using QCA
OR Gate
Only when one or more of its inputs are HIGH does the Logic OR Gate's output go HIGH to a logic level 1,
making it a particular form of digital logic circuit. The majority gate in Figure 6 can be converted into an OR gate
by polarising one of the inputs to one. Thesolution is M(A,B, 1) = A+B.
Figure 6: OR gate implementation using QCA
NAND Gate
A digital logic AND gate and a NOT gate coupled in sequence make up a logic NAND gate. Figure 7 illustrates
how to create a NAND gate by adding an inverter to the output of an AND gate.
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
9 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
Figure 7: NAND gate implementation using QCA
NOR Gate
A digital logic OR gate and a NOT gate coupled in sequence make up a logic NOR gate. Figure 8 illustrates how
to create a NOR gate by adding an inverter to the output of an OR gate.
Figure 8: NOR gate implementation using QCA
4. SIMULATION
NOT Gate
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
10 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
AND Gate
OR Gate
NAND Gate
NIET Journal of Engineering & Technology (NIETJET)
Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print)
11 | Page
Publisher: Noida Institute of Engineering & Technology,
19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India.
NOR Gate
5. Conclusions
A novel technique for designing nanoscale circuits called quantum dot cellular automata (QCA) is appropriate for
creating extremely scalable logic circuits. Since logic gates are a fundamental component of most digital circuits,
it is crucial that their designs be fast, simple, and small. The proposed QCA-based digital circuits can be fabricated
using fewer QCA cells and a more flexible size specification. This document illustrates how QCA design has
enhanced the design and implementation of several logic gates. This is a significant improvement over all previous
designs. The main goal of this study is to construct simple QCA-based logic gates with considerable adaptability
and compatibility using majority gates.
Reference
[1] S. Bhanja, M. Ottavi, F. Lombardi, and S. Pontarelli, "QCA Circuits for Robust Coplanar Crossing,"
Journal of Electronic Testing, vol. 23, pp. 193-210, 2007/06/01 2007.
[2] P. D. Tougaw and C. S. Lent, "Dynamic behavior of quantum cellular automata," J of applied physics,
vol. 80, pp. 4722-4736, 1996.
[3] M. T. Niemier and P. M. Kogge, "Designing Digital Systems in Quantum Cellular Automata," Notre
Dame, 2004.
[4] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCADesigner: a rapid design and Simulation
tool for quantum-dot cellular automata," IEEE Transactions on Nanotechnology, vol. 3, pp. 26-31, 2004.
[5] J. Huang, M. Momenzadeh, L. Schiano, and F. Lombardi, "Simulation-based design of modular QCA
Circuits," in 5th IEEE Conference on Nanotechnology, 2005., 2005, pp. 533-536 vol. 2.
[6] T. Cole and J. C. Lusth, "Quantum-dot cellular automata," Prog. Quantum Electron, vol. 25, pp. 165–
189, 2001.
[7] D. P. Kelly and J. C. Lusth, "Logic devices for partitioned quantum-dot cells," in Proceedings of the
2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516), 2001, pp. 374-
379.
[8] S. R. Kassa, R. K. Nagaria, and R. Karthik, "Energy efficient neoteric design of a 3-input Majority Gate
with its implementation and physical proof in Quantum dot Cellular Automata," Nano Communication
Networks, vol. 15, pp. 28-40, 2018.
[9] M. B. Tahoori, H. Jing, M. Momenzadeh, and F. Lombardi, "Testing of quantum cellular automata,"
IEEE Transactions on Nanotechnology, vol. 3, pp. 432-442, 2004.
[10] H. Hosseinzadeh and S. R. Heikalabad, "A novel fault tolerant majority gate in quantum-dot cellular
automata to create a revolution in design of fault tolerant nanostructures, with physical verification,"
Microelectronic Engineering, vol. 192, pp. 52-60, 2018.
[11] E. Alkaldy and K. Navi, "Reliability Study of Single Stage Multi-Input Majority Function for QCA,"
International Journal of Computer Applications, vol. 83, 2, 2013. 
[12] T. J. Fountain, "The design of highly-parallel image processing systems using nanoelectronic devices,"
in Computer Architecture for Machine Perception, 1997. CAMP 97. Proceedings. 1997 Fourth IEEE
International Workshop on, 1997, pp. 210-219.

More Related Content

Similar to Design & analysis various basic logic gates usingQuantum Dot Cellular Automata (QCA)

IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET-  	  A Novel Design of Flip Flop and its Application in Up CounterIRJET-  	  A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET Journal
 
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
VIT-AP University
 
Study and Performance Analysis of MOS Technology and Nanocomputing QCA
Study and Performance Analysis of MOS Technology and Nanocomputing QCAStudy and Performance Analysis of MOS Technology and Nanocomputing QCA
Study and Performance Analysis of MOS Technology and Nanocomputing QCA
VIT-AP University
 
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
IJERA Editor
 
Regular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCARegular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCA
nooriasukmaningtyas
 
Approach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALUApproach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALU
VIT-AP University
 
Ijciet 10 02_069
Ijciet 10 02_069Ijciet 10 02_069
Ijciet 10 02_069
IAEME Publication
 
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
CSCJournals
 
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
IRJET Journal
 
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
VIT-AP University
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
VIT-AP University
 
Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...
VIT-AP University
 
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITSENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
IRJET Journal
 
Area-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCAArea-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCA
IJERA Editor
 
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsMultiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
IJERA Editor
 
Design and Performance Analysis of 8 x 8 Network on Chip Router
Design and Performance Analysis of 8 x 8 Network on Chip RouterDesign and Performance Analysis of 8 x 8 Network on Chip Router
Design and Performance Analysis of 8 x 8 Network on Chip Router
IRJET Journal
 
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGADesign and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
IJERA Editor
 
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUEIMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
Journal For Research
 
A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...
VIT-AP University
 
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power ConsumptionReview On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
IRJET Journal
 

Similar to Design & analysis various basic logic gates usingQuantum Dot Cellular Automata (QCA) (20)

IRJET- A Novel Design of Flip Flop and its Application in Up Counter
IRJET-  	  A Novel Design of Flip Flop and its Application in Up CounterIRJET-  	  A Novel Design of Flip Flop and its Application in Up Counter
IRJET- A Novel Design of Flip Flop and its Application in Up Counter
 
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
Analysis on Fault Mapping of Reversible Gates with Extended Hardware Descript...
 
Study and Performance Analysis of MOS Technology and Nanocomputing QCA
Study and Performance Analysis of MOS Technology and Nanocomputing QCAStudy and Performance Analysis of MOS Technology and Nanocomputing QCA
Study and Performance Analysis of MOS Technology and Nanocomputing QCA
 
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
 
Regular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCARegular clocking scheme based design of cost-efficient comparator in QCA
Regular clocking scheme based design of cost-efficient comparator in QCA
 
Approach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALUApproach to design a high performance fault-tolerant reversible ALU
Approach to design a high performance fault-tolerant reversible ALU
 
Ijciet 10 02_069
Ijciet 10 02_069Ijciet 10 02_069
Ijciet 10 02_069
 
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
Design of Binary to BCD Code Converter using Area Optimized Quantum Dot Cellu...
 
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
Design and Development of 4-Bit Adder Programmable QCA Design using ALU Techn...
 
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
Design of Quantum Dot Cellular Automata Based Parity Generator and Checker wi...
 
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular AutomataA Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
A Novel and Efficient Design for Squaring Units by Quantum-Dot Cellular Automata
 
Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...Design of magnetic dipole based 3D integration nano-circuits for future elect...
Design of magnetic dipole based 3D integration nano-circuits for future elect...
 
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITSENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
ENCRYPTION KEY GENERATION FOR DIGITAL CIRCUITS USING ANALOG CIRCUITS
 
Area-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCAArea-Delay Efficient Binary Adders in QCA
Area-Delay Efficient Binary Adders in QCA
 
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital CircuitsMultiple Valued Logic for Synthesis and Simulation of Digital Circuits
Multiple Valued Logic for Synthesis and Simulation of Digital Circuits
 
Design and Performance Analysis of 8 x 8 Network on Chip Router
Design and Performance Analysis of 8 x 8 Network on Chip RouterDesign and Performance Analysis of 8 x 8 Network on Chip Router
Design and Performance Analysis of 8 x 8 Network on Chip Router
 
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGADesign and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
Design and Implementation Of Packet Switched Network Based RKT-NoC on FPGA
 
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUEIMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
IMPLEMENTATION OF EFFICIENT ADDER USING MULTI VALUE LOGIC TECHNIQUE
 
A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...A modular approach for testable conservative reversible multiplexer circuit f...
A modular approach for testable conservative reversible multiplexer circuit f...
 
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power ConsumptionReview On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
Review On 2:4 Decoder By Reversible Logic Gates For Low Power Consumption
 

More from NIET Journal of Engineering & Technology (NIETJET)

Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
NIET Journal of Engineering & Technology (NIETJET)
 
Fake News Detection using Deep Learning
Fake News Detection using Deep LearningFake News Detection using Deep Learning
Fake News Detection using Deep Learning
NIET Journal of Engineering & Technology (NIETJET)
 
SMART DUSTBIN USING ARDUINO NANO
SMART DUSTBIN USING ARDUINO NANOSMART DUSTBIN USING ARDUINO NANO
SMART DUSTBIN USING ARDUINO NANO
NIET Journal of Engineering & Technology (NIETJET)
 
A detailed analysis of the supervised machine Learning Algorithms
A detailed analysis of the supervised machine Learning AlgorithmsA detailed analysis of the supervised machine Learning Algorithms
A detailed analysis of the supervised machine Learning Algorithms
NIET Journal of Engineering & Technology (NIETJET)
 
A Clustering Based Approach for knowledge discovery on web.
A Clustering Based Approach for knowledge discovery on web.A Clustering Based Approach for knowledge discovery on web.
A Clustering Based Approach for knowledge discovery on web.
NIET Journal of Engineering & Technology (NIETJET)
 
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
NIET Journal of Engineering & Technology (NIETJET)
 
Integrated MANET Mutual Authentication System - A Review
Integrated MANET Mutual Authentication System - A ReviewIntegrated MANET Mutual Authentication System - A Review
Integrated MANET Mutual Authentication System - A Review
NIET Journal of Engineering & Technology (NIETJET)
 
Evaluation Of Latency In Delay Sensitive Cloud Services
Evaluation Of Latency In Delay Sensitive Cloud ServicesEvaluation Of Latency In Delay Sensitive Cloud Services
Evaluation Of Latency In Delay Sensitive Cloud Services
NIET Journal of Engineering & Technology (NIETJET)
 
A Analysis Of Utilization Factor Of Fee-Counter In Colleges
A Analysis Of Utilization Factor Of Fee-Counter In CollegesA Analysis Of Utilization Factor Of Fee-Counter In Colleges
A Analysis Of Utilization Factor Of Fee-Counter In Colleges
NIET Journal of Engineering & Technology (NIETJET)
 
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
NIET Journal of Engineering & Technology (NIETJET)
 
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive SystemA Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
NIET Journal of Engineering & Technology (NIETJET)
 
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
NIET Journal of Engineering & Technology (NIETJET)
 
Micro -Strip Slot Antenna With High Efficiency
Micro -Strip Slot Antenna With High EfficiencyMicro -Strip Slot Antenna With High Efficiency
Micro -Strip Slot Antenna With High Efficiency
NIET Journal of Engineering & Technology (NIETJET)
 
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
NIET Journal of Engineering & Technology (NIETJET)
 
Design Philosophy Of Microwave Gunn Oscillator
Design Philosophy Of Microwave Gunn OscillatorDesign Philosophy Of Microwave Gunn Oscillator
Design Philosophy Of Microwave Gunn Oscillator
NIET Journal of Engineering & Technology (NIETJET)
 
UHF RFID Reader Antena Using Double Slot Loaded Circular Patch
UHF RFID Reader Antena Using Double Slot Loaded Circular PatchUHF RFID Reader Antena Using Double Slot Loaded Circular Patch
UHF RFID Reader Antena Using Double Slot Loaded Circular Patch
NIET Journal of Engineering & Technology (NIETJET)
 
Planned Outline For Indian Sign Language Recognition
Planned Outline For Indian Sign Language RecognitionPlanned Outline For Indian Sign Language Recognition
Planned Outline For Indian Sign Language Recognition
NIET Journal of Engineering & Technology (NIETJET)
 
Routing Protocol In Mobile Network : A Review
Routing Protocol In Mobile Network : A ReviewRouting Protocol In Mobile Network : A Review
Routing Protocol In Mobile Network : A Review
NIET Journal of Engineering & Technology (NIETJET)
 
Classification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
Classification Of Bug Report Using Naïve Bayes Classifier With Gain RatioClassification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
Classification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
NIET Journal of Engineering & Technology (NIETJET)
 
Optimation Of Bleach Plant In Paper Industry For Waste Minimization
Optimation Of Bleach Plant In Paper Industry For Waste MinimizationOptimation Of Bleach Plant In Paper Industry For Waste Minimization
Optimation Of Bleach Plant In Paper Industry For Waste Minimization
NIET Journal of Engineering & Technology (NIETJET)
 

More from NIET Journal of Engineering & Technology (NIETJET) (20)

Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
Design and Implementation of Automatic Fire Sensing and Fire Extinguishing Ro...
 
Fake News Detection using Deep Learning
Fake News Detection using Deep LearningFake News Detection using Deep Learning
Fake News Detection using Deep Learning
 
SMART DUSTBIN USING ARDUINO NANO
SMART DUSTBIN USING ARDUINO NANOSMART DUSTBIN USING ARDUINO NANO
SMART DUSTBIN USING ARDUINO NANO
 
A detailed analysis of the supervised machine Learning Algorithms
A detailed analysis of the supervised machine Learning AlgorithmsA detailed analysis of the supervised machine Learning Algorithms
A detailed analysis of the supervised machine Learning Algorithms
 
A Clustering Based Approach for knowledge discovery on web.
A Clustering Based Approach for knowledge discovery on web.A Clustering Based Approach for knowledge discovery on web.
A Clustering Based Approach for knowledge discovery on web.
 
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
A Review paper on Artificial Neural Network: Intelligent Traffic Management S...
 
Integrated MANET Mutual Authentication System - A Review
Integrated MANET Mutual Authentication System - A ReviewIntegrated MANET Mutual Authentication System - A Review
Integrated MANET Mutual Authentication System - A Review
 
Evaluation Of Latency In Delay Sensitive Cloud Services
Evaluation Of Latency In Delay Sensitive Cloud ServicesEvaluation Of Latency In Delay Sensitive Cloud Services
Evaluation Of Latency In Delay Sensitive Cloud Services
 
A Analysis Of Utilization Factor Of Fee-Counter In Colleges
A Analysis Of Utilization Factor Of Fee-Counter In CollegesA Analysis Of Utilization Factor Of Fee-Counter In Colleges
A Analysis Of Utilization Factor Of Fee-Counter In Colleges
 
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
Simulation Of Steady State And Dynamic Response Of Multi -Effect Evaporators ...
 
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive SystemA Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
A Bi-Directional DC-DC Converter Feeding PMBLDC Motor Drive System
 
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
Enhancing The Performance Of Multi Area AGC In Deregulatd Enviroment Tuned Wi...
 
Micro -Strip Slot Antenna With High Efficiency
Micro -Strip Slot Antenna With High EfficiencyMicro -Strip Slot Antenna With High Efficiency
Micro -Strip Slot Antenna With High Efficiency
 
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
Analysis Of XPM-Induced Cross Talk In The Optical Order Disper-Sion With Resp...
 
Design Philosophy Of Microwave Gunn Oscillator
Design Philosophy Of Microwave Gunn OscillatorDesign Philosophy Of Microwave Gunn Oscillator
Design Philosophy Of Microwave Gunn Oscillator
 
UHF RFID Reader Antena Using Double Slot Loaded Circular Patch
UHF RFID Reader Antena Using Double Slot Loaded Circular PatchUHF RFID Reader Antena Using Double Slot Loaded Circular Patch
UHF RFID Reader Antena Using Double Slot Loaded Circular Patch
 
Planned Outline For Indian Sign Language Recognition
Planned Outline For Indian Sign Language RecognitionPlanned Outline For Indian Sign Language Recognition
Planned Outline For Indian Sign Language Recognition
 
Routing Protocol In Mobile Network : A Review
Routing Protocol In Mobile Network : A ReviewRouting Protocol In Mobile Network : A Review
Routing Protocol In Mobile Network : A Review
 
Classification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
Classification Of Bug Report Using Naïve Bayes Classifier With Gain RatioClassification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
Classification Of Bug Report Using Naïve Bayes Classifier With Gain Ratio
 
Optimation Of Bleach Plant In Paper Industry For Waste Minimization
Optimation Of Bleach Plant In Paper Industry For Waste MinimizationOptimation Of Bleach Plant In Paper Industry For Waste Minimization
Optimation Of Bleach Plant In Paper Industry For Waste Minimization
 

Recently uploaded

一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
ydteq
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
Amil Baba Dawood bangali
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
zwunae
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
NidhalKahouli2
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
anoopmanoharan2
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
gestioneergodomus
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
ClaraZara1
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
Victor Morales
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
obonagu
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
zwunae
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
Aditya Rajan Patra
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
Kamal Acharya
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
Massimo Talia
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
thanhdowork
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
aqil azizi
 

Recently uploaded (20)

一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
一比一原版(UofT毕业证)多伦多大学毕业证成绩单如何办理
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...
 
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
一比一原版(UMich毕业证)密歇根大学|安娜堡分校毕业证成绩单专业办理
 
basic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdfbasic-wireline-operations-course-mahmoud-f-radwan.pdf
basic-wireline-operations-course-mahmoud-f-radwan.pdf
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
PPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testingPPT on GRP pipes manufacturing and testing
PPT on GRP pipes manufacturing and testing
 
DfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributionsDfMAy 2024 - key insights and contributions
DfMAy 2024 - key insights and contributions
 
6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)6th International Conference on Machine Learning & Applications (CMLA 2024)
6th International Conference on Machine Learning & Applications (CMLA 2024)
 
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsKuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressions
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
在线办理(ANU毕业证书)澳洲国立大学毕业证录取通知书一模一样
 
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
一比一原版(IIT毕业证)伊利诺伊理工大学毕业证成绩单专业办理
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Recycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part IIIRecycled Concrete Aggregate in Construction Part III
Recycled Concrete Aggregate in Construction Part III
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
Water billing management system project report.pdf
Water billing management system project report.pdfWater billing management system project report.pdf
Water billing management system project report.pdf
 
Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024Nuclear Power Economics and Structuring 2024
Nuclear Power Economics and Structuring 2024
 
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
RAT: Retrieval Augmented Thoughts Elicit Context-Aware Reasoning in Long-Hori...
 
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdfTutorial for 16S rRNA Gene Analysis with QIIME2.pdf
Tutorial for 16S rRNA Gene Analysis with QIIME2.pdf
 

Design & analysis various basic logic gates usingQuantum Dot Cellular Automata (QCA)

  • 1. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 5 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. Abstract: A technology called Quantum Dot Cellular Automata (QCA) offers a far more effective computational platform than CMOS. Through the polarization of electrons, digital information is represented. In comparison to CMOS technology, it is more attractive because to its size, faster speed, feature, high degree of scalability, greater switching frequency, and low power consumption. This paper suggests structures of basic logic gates in the QCA technology. For the aim of verification, the produced circuits aresimulated, and their results are then compared to those of their published counterparts. The comparison outcomes provide hope for adding the suggested structures to the collection of QCA gates. Keywords - Logic gates, Quantum Dot Cellular Automata (QCA), CMOS, FinFETs, Nanoscale 1. Introduction Because of its high lithography, short channel effect, and high power consumption, the complementary metal oxide semiconductor (CMOS) technique cannot continue to increase the number of devices per chip. Due to all these drawbacks, researchers are considering alternative technologies such as quantum dots, cellular automata, and field effect transistors (FinFETs) that can operate at the nanoscale. A new instrument in the field of nanoelectronics that has been technologically developed to allow the modeling of multidimensional quantum circuits and devices is the quantum-dot cellular automata (QCA). In QCA, unlike a conventional computer, digital information is represented as an arrangement of paired electrons that are connected to form an array of quantumdots. Boolean logic is implemented using quantumdots in the QCA designer. With advances in QCA technology, digital circuits designed using QCA have become smaller and faster, with significant power savings. Due to interactions between nearby cells, electrostatic or magnetic fields caused state changes in the QCA. QCA uses electron localization to represent binary values inquantum dots instead of a sequence of voltages and currents, as is done in traditional computers to create and model huge electronic circuits. 2. QCA PRELIMINARIES QCA cell In QCA, a cell is the fundamental building block. In a QCA cell, the logical bit representation is carried out using the proper charge configuration. Each cell of a quantum dot consists of four charge carriers located at the corners of the cube. As seen in Figure 1, these four quantum dots form a QCA cell in which one of its electron pairs is located diagonally opposite another pair. Since the electrical repulsion between the electrons in QCA is weaker than in other substances, the electron pairs in QCA tend to occupy opposite corners, or diagonal locations, rather than adjacent locations. Design & analysis various basic logic gates usingQuantum Dot Cellular Automata (QCA) Mohd. Shayan1 , Priyanshu Gairola1 , Nitin Pawar1 , Keshav Sharma1 Anshuman Singh2 , Dhananjay Singh2 , Pavan Kumar Shukla2 , Vinod M. Kapse2 1 Student, Department of Electronics& Communication Engineering, Noida Institute of Engineering and Technology, Greater, Noida 2 Faculty, Department of Electronics and Communication Engineering, Noida Institute of Engineering and Technology, Greater Noida
  • 2. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 6 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. Figure 1: QCA Cell QCA clock Clock-based QCA is used to perform calculations and ensure data flow to the output. Clocking is important for powering the QCA circuit and controlling the direction of data flow. The barrier between points is managed by the clock. The cell polarity is still unclear if the clock is running slowly. When the clock is high, the cell's polarity is fixed. Four clock phases are present in the clock signal to guarantee adiabatic cell switching. These phases are switching, holding, releasing, and relaxing. There are four clock zones with four phases each that make up the QCA circuit. Figure 2: QCA Clock Majority gate The majority gate is known as the universal gate of the QCA logic. The output of a three-input majority gateis true if either of the two inputs is true, and the three inputs all have the same priority. Five QCA cells are arranged in a cross pattern to create the majority gate, as shown in Figure 3. The majority gate will generate the output based on the majority of the inputs.
  • 3. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 7 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. 3(a) 3(b) Figure 3: 3(a)Block diagram of majority gate 3(b)Majority gate in QCA 3. LOGIC GATE DESIGN IN QCA NOT Gate A NOT gate is a basic digital logic gate that has a single input and simple behavior. A NOT gate takes its input and negates it. That is, if the input is true, the output will be false.QCA can be used to build inverters or NOT gates by positioning two QCA cells at a 45-degree angle to one another and allowing them to interact with each other. Using the QCAD NOT tool, the gate design is represented in Figure 4. Figure 4: NOT gate implementation using QCA AND Gate An AND gate is a circuit that allows two signals to be combined so that the output is always on if both signals are present. The majority gate in Figure 5 can be converted into an AND gate by polarizing one of the inputs to zero. Thesolution is M (A, B, 0) = AB.
  • 4. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 8 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. Figure 5: AND gate implementation using QCA OR Gate Only when one or more of its inputs are HIGH does the Logic OR Gate's output go HIGH to a logic level 1, making it a particular form of digital logic circuit. The majority gate in Figure 6 can be converted into an OR gate by polarising one of the inputs to one. Thesolution is M(A,B, 1) = A+B. Figure 6: OR gate implementation using QCA NAND Gate A digital logic AND gate and a NOT gate coupled in sequence make up a logic NAND gate. Figure 7 illustrates how to create a NAND gate by adding an inverter to the output of an AND gate.
  • 5. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 9 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. Figure 7: NAND gate implementation using QCA NOR Gate A digital logic OR gate and a NOT gate coupled in sequence make up a logic NOR gate. Figure 8 illustrates how to create a NOR gate by adding an inverter to the output of an OR gate. Figure 8: NOR gate implementation using QCA 4. SIMULATION NOT Gate
  • 6. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 10 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. AND Gate OR Gate NAND Gate
  • 7. NIET Journal of Engineering & Technology (NIETJET) Volume 10, Issue summer 2022 ISSN: 2229-5828 (Print) 11 | Page Publisher: Noida Institute of Engineering & Technology, 19, Knowledge Park-II, Institutional Area, Greater Noida (UP), India. NOR Gate 5. Conclusions A novel technique for designing nanoscale circuits called quantum dot cellular automata (QCA) is appropriate for creating extremely scalable logic circuits. Since logic gates are a fundamental component of most digital circuits, it is crucial that their designs be fast, simple, and small. The proposed QCA-based digital circuits can be fabricated using fewer QCA cells and a more flexible size specification. This document illustrates how QCA design has enhanced the design and implementation of several logic gates. This is a significant improvement over all previous designs. The main goal of this study is to construct simple QCA-based logic gates with considerable adaptability and compatibility using majority gates. Reference [1] S. Bhanja, M. Ottavi, F. Lombardi, and S. Pontarelli, "QCA Circuits for Robust Coplanar Crossing," Journal of Electronic Testing, vol. 23, pp. 193-210, 2007/06/01 2007. [2] P. D. Tougaw and C. S. Lent, "Dynamic behavior of quantum cellular automata," J of applied physics, vol. 80, pp. 4722-4736, 1996. [3] M. T. Niemier and P. M. Kogge, "Designing Digital Systems in Quantum Cellular Automata," Notre Dame, 2004. [4] K. Walus, T. J. Dysart, G. A. Jullien, and R. A. Budiman, "QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata," IEEE Transactions on Nanotechnology, vol. 3, pp. 26-31, 2004. [5] J. Huang, M. Momenzadeh, L. Schiano, and F. Lombardi, "Simulation-based design of modular QCA Circuits," in 5th IEEE Conference on Nanotechnology, 2005., 2005, pp. 533-536 vol. 2. [6] T. Cole and J. C. Lusth, "Quantum-dot cellular automata," Prog. Quantum Electron, vol. 25, pp. 165– 189, 2001. [7] D. P. Kelly and J. C. Lusth, "Logic devices for partitioned quantum-dot cells," in Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516), 2001, pp. 374- 379. [8] S. R. Kassa, R. K. Nagaria, and R. Karthik, "Energy efficient neoteric design of a 3-input Majority Gate with its implementation and physical proof in Quantum dot Cellular Automata," Nano Communication Networks, vol. 15, pp. 28-40, 2018. [9] M. B. Tahoori, H. Jing, M. Momenzadeh, and F. Lombardi, "Testing of quantum cellular automata," IEEE Transactions on Nanotechnology, vol. 3, pp. 432-442, 2004. [10] H. Hosseinzadeh and S. R. Heikalabad, "A novel fault tolerant majority gate in quantum-dot cellular automata to create a revolution in design of fault tolerant nanostructures, with physical verification," Microelectronic Engineering, vol. 192, pp. 52-60, 2018. [11] E. Alkaldy and K. Navi, "Reliability Study of Single Stage Multi-Input Majority Function for QCA," International Journal of Computer Applications, vol. 83, 2, 2013. [12] T. J. Fountain, "The design of highly-parallel image processing systems using nanoelectronic devices," in Computer Architecture for Machine Perception, 1997. CAMP 97. Proceedings. 1997 Fourth IEEE International Workshop on, 1997, pp. 210-219.