SlideShare a Scribd company logo
Integer Addition And Substraction
•To execute arithmetic operations there is a separate
section called arithmetic processing unit in central
processing unit. The arithmetic instructions are
performed generally on binary or decimal data. Fixed-
point numbers are used to represent integers or
fractions. We can have signed or unsigned negative
numbers. Fixed-point addition is the simplest arithmetic
operation.
•
• In order to solve the computational problems, arithmetic
instructions are used in digital computers that manipulate
data. These instructions perform arithmetic calculations.
And these instructions perform a great activity in
processing data in a digital computer.
• As we already stated that with the four basic arithmetic
operations addition, subtraction, multiplication and
division, it is possible to derive other arithmetic operations
and solve scientific problems by means of numerical
analysis methods.
• A processor has an arithmetic processor(as a sub part of it)
that executes arithmetic operations. The data type,
assumed to reside in processor, registers during the
execution of an arithmetic instruction.
• Negative numbers may be in a signed magnitude or signed
complement representation. There are three ways of
representing negative fixed point - binary numbers signed
magnitude, signed 1’s complement or signed 2’s
complement. Most computers use the signed magnitude
representation for the mantissa.
• Addition and Subtraction :
• Addition and Subtraction with Signed –
Magnitude Data We designate the magnitude of
the two numbers by A and B. Where the signed
numbers are added or subtracted, we find that
there are eight different conditions to consider,
depending on the sign of the numbers and the
operation performed.
• These conditions are listed in the first column of
Table 4.1. The other columns in the table show
the actual operation to be performed with the
magnitude of the numbers. The last column is
needed to present a negative zero.
Ripple Carry Adder
• In digital electronics adding of two-bit binary numbers
can be possible by using half adder.
• And if the input sequence has a three-bit sequence,
then the addition process can be completed by using a
full adder. But if the numbers of bits are more in the
input sequence then the process can be completed by
using half adder.
• Because full adder cannot be able to complete the
addition operation. So these drawbacks can be
overcome by using “Ripple Carry Adder”.
• It’s a unique type of logic circuit used for adding the N-
bit numbers in digital operations. This article describes
an overview of what is ripple-carry-adder and its
operation.
• What is Ripple Carry Adder?
• A structure of multiple full adders is cascaded in a manner to
gives the results of the addition of an n bit binary sequence.
• This adder includes cascaded full adders in its structure so,
the carry will be generated at every full adder stage in a
ripple-carry adder circuit.
• These carry output at each full adder stage is forwarded to its
next full adder and there applied as a carry input to it. This
process continues up to its last full adder stage. So, each carry
output bit is rippled to the next stage of a full adder. By this
reason, it is named as “RIPPLE CARRY ADDER”.
• The most important feature of it is to add the input bit
sequences whether the sequence is 4 bit or 5 bit or any.
• “One of the most important point to be considered in this
carry adder is the final output is known only after the carry
outputs are generated by each full adder stage and forwarded
to its next stage. So there will be a delay to get the result with
using of this carry adder”.
• There are various types in ripple-carry adders.
They are:
• 4-bit ripple-carry adder
• 8-bit ripple-carry adder
• 16-bit ripple-carry adder
• 4-bit Ripple Carry Adder
• The below diagram represents the 4-bit ripple-
carry adder. In this adder, four full adders are
connected in cascade. Co is the carry input bit
and it is zero always. When this input carry
‘Co’ is applied to the two input sequences A1
A2 A3 A4 and B1 B2 B3 B4 then output
represented with S1 S2 S3 S4 and output carry
C4.
•
• Working of 4-bit Ripple Carry Adder
• Let’s take an example of two input sequences 0101 and 1010. These
are representing the A4 A3 A2 A1 and B4 B3 B2 B1.
• As per this adder concept, input carry is 0.
• When Ao & Bo are applied at 1st full adder along with input carry 0.
• Here A1 =1 ; B1=0 ; Cin=0
• Sum (S1) and carry (C1) will be generated as per the Sum and Carry
equations of this adder. As per its theory, the output equation for
the Sum = A1⊕B1⊕Cin and Carry = A1B1⊕B1Cin⊕CinA1
• As per this equation, for 1st full adder S1 =1 and Carry output i.e.,
C1=0.
• Same like for next input bits A2 and B2, output S2 = 1 and C2 = 0.
Here the important point is the second stage full adder gets input
carry i.e., C1 which is the output carry of initial stage full adder.
• Like this will get the final output sequence (S4 S3 S2 S1) = (1 1 1 1)
and Output carry C4 = 0
• This is the addition process for 4-bit input sequences when it’s
applied to this carry adder.
• Carry Look Ahead Adder
• A digital computer must contain circuits which can perform
arithmetic operations such as addition, subtraction,
multiplication, and division. Among these, addition and
subtraction are the basic operations whereas multiplication
and division are the repeated addition and subtraction
respectively.
• To perform these operations ‘Adder circuits’ are implemented
using basic logic gates. Adder circuits are evolved as Half-
adder, Full-adder, Ripple-carry Adder, and Carry Look-ahead
Adder.
• Among these Carry Look-ahead Adder is the faster adder
circuit. It reduces the propagation delay, which occurs during
addition, by using more complex hardware circuitry. It is
designed by transforming the ripple-carry Adder circuit such
that the carry logic of the adder is changed into two-level
logic.
•
• 4-Bit Carry Look-ahead Adder
• In parallel adders, carry output of each full adder
is given as a carry input to the next higher-order
state. Hence, these adders it is not possible to
produce carry and sum outputs of any state
unless a carry input is available for that state.
• So, for computation to occur, the circuit has to
wait until the carry bit propagated to all states.
This induces carry propagation delay in the
circuit.
•
• Consider the 4-bit ripple carry adder circuit above.
Here the sum S3 can be produced as soon as the inputs
A3 and B3 are given.
• But carry C3 cannot be computed until the carry bit C2
is applied whereas C2 depends on C1. Therefore to
produce final steady-state results, carry must
propagate through all the states. This increases the
carry propagation delay of the circuit.
• The propagation delay of the adder is calculated as
“the propagation delay of each gate times the number
of stages in the circuit”. For the computation of a large
number of bits, more stages have to be added, which
makes the delay much worse. Hence, to solve this
situation, Carry Look-ahead Adder was introduced.
• To understand the functioning of a Carry Look-ahead
Adder, a 4-bit Carry Look-ahead Adder is described
below.
• In this adder, the carry input at any stage of
the adder is independent of the carry bits
generated at the independent stages.
• Here the output of any stage is dependent
only on the bits which are added in the
previous stages and the carry input provided
at the beginning stage.
• Hence, the circuit at any stage does not have
to wait for the generation of carry-bit from the
previous stage and carry bit can be evaluated
at any instant of time.
• Shift-and-Add Multiplication
• Shift-and-add multiplication is similar to the
multiplication performed by paper and pencil.
• This method adds the multiplicand X to itself Y
times, where Y denotes the multiplier.
• To multiply two numbers by paper and pencil,
the algorithm is to take the digits of the multiplier
one at a time from right to left, multiplying the
multiplicand by a single digit of the multiplier and
placing the intermediate product in the
appropriate positions to the left of the earlier
results.
• As an example, consider the multiplication of two
unsigned 4-bit numbers, 8 (1000) and 9 (1001).
• Multiplicand 1000 ×
Multiplier 1001
• Product 1001000
• In the case of binary multiplication, since the
digits are 0 and 1, each step of the
multiplication is simple. If the multiplier digit
is 1, a copy of the multiplicand (1 ×
multiplicand) is placed in the proper positions;
if the multiplier digit is 0, a number of 0 digits
(0 × multiplicand) are placed in the proper
positions.

More Related Content

Similar to CSO PPT.pptx

Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
TamiratDejene1
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
ChiragBhardwaj52
 
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
UmerKhan147799
 
Arithmetic Microoperation.pdf
Arithmetic Microoperation.pdfArithmetic Microoperation.pdf
Arithmetic Microoperation.pdf
HarshitJ4
 
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
inventionjournals
 
Computer arithmetics (computer organisation & arithmetics) ppt
Computer arithmetics (computer organisation & arithmetics) pptComputer arithmetics (computer organisation & arithmetics) ppt
Computer arithmetics (computer organisation & arithmetics) ppt
SuryaKumarSahani
 
arithmaticpipline-170310085040.pptx
arithmaticpipline-170310085040.pptxarithmaticpipline-170310085040.pptx
arithmaticpipline-170310085040.pptx
AshokRachapalli1
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
cs19club
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
Vaagdevi College of Engineering
 
Binary parallel adder
Binary parallel adderBinary parallel adder
Binary parallel adder
anu surya
 
DLD Lecture No 19 Binary adders.pptx
DLD Lecture No 19  Binary adders.pptxDLD Lecture No 19  Binary adders.pptx
DLD Lecture No 19 Binary adders.pptx
SaveraAyub2
 
a technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersa technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliers
INFOGAIN PUBLICATION
 
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
IJERD Editor
 
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptxCS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
Asst.prof M.Gokilavani
 
Parallel Adder
Parallel Adder Parallel Adder
Parallel Adder
Soudip Sinha Roy
 
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptxARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
Prasad311324
 
Computer arithmetics coa project pdf version
Computer arithmetics coa project pdf versionComputer arithmetics coa project pdf version
Computer arithmetics coa project pdf version
SuryaKumarSahani
 
Logic gates
Logic gatesLogic gates
Logic gates
kajal kumari
 

Similar to CSO PPT.pptx (20)

Chapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdfChapter 5_combinational logic (EEEg4302).pdf
Chapter 5_combinational logic (EEEg4302).pdf
 
Computer Organization and Architecture Presentation
Computer Organization and Architecture PresentationComputer Organization and Architecture Presentation
Computer Organization and Architecture Presentation
 
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
Lecture4 Chapter4- Design 4-bit Lookahead Carry Binary Adder-Subtractor Circu...
 
Arithmetic Microoperation.pdf
Arithmetic Microoperation.pdfArithmetic Microoperation.pdf
Arithmetic Microoperation.pdf
 
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
Implementation and Simulation of Ieee 754 Single-Precision Floating Point Mul...
 
Computer arithmetics (computer organisation & arithmetics) ppt
Computer arithmetics (computer organisation & arithmetics) pptComputer arithmetics (computer organisation & arithmetics) ppt
Computer arithmetics (computer organisation & arithmetics) ppt
 
arithmaticpipline-170310085040.pptx
arithmaticpipline-170310085040.pptxarithmaticpipline-170310085040.pptx
arithmaticpipline-170310085040.pptx
 
Floating point arithmetic operations (1)
Floating point arithmetic operations (1)Floating point arithmetic operations (1)
Floating point arithmetic operations (1)
 
Digital Logic Design
Digital Logic Design Digital Logic Design
Digital Logic Design
 
Binary parallel adder
Binary parallel adderBinary parallel adder
Binary parallel adder
 
Adder
Adder Adder
Adder
 
DLD Lecture No 19 Binary adders.pptx
DLD Lecture No 19  Binary adders.pptxDLD Lecture No 19  Binary adders.pptx
DLD Lecture No 19 Binary adders.pptx
 
a technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliersa technical review of efficient and high speed adders for vedic multipliers
a technical review of efficient and high speed adders for vedic multipliers
 
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
Comparison of Adders for optimized Exponent Addition circuit in IEEE754 Float...
 
Binary parallel adder
Binary parallel adderBinary parallel adder
Binary parallel adder
 
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptxCS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
CS304PC:Computer Organization and Architecture Session 3 micro operations.pptx
 
Parallel Adder
Parallel Adder Parallel Adder
Parallel Adder
 
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptxARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
ARITHMETIC_CIRCUITS_IN_CMOS_VLSI.pptx
 
Computer arithmetics coa project pdf version
Computer arithmetics coa project pdf versionComputer arithmetics coa project pdf version
Computer arithmetics coa project pdf version
 
Logic gates
Logic gatesLogic gates
Logic gates
 

Recently uploaded

Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
Pratik Pawar
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
MLILAB
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
fxintegritypublishin
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
BrazilAccount1
 
ASME IX(9) 2007 Full Version .pdf
ASME IX(9)  2007 Full Version       .pdfASME IX(9)  2007 Full Version       .pdf
ASME IX(9) 2007 Full Version .pdf
AhmedHussein950959
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
AJAYKUMARPUND1
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
Jayaprasanna4
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
JoytuBarua2
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
VENKATESHvenky89705
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
manasideore6
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
bakpo1
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
Kamal Acharya
 

Recently uploaded (20)

Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
weather web application report.pdf
weather web application report.pdfweather web application report.pdf
weather web application report.pdf
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
H.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdfH.Seo,  ICLR 2024, MLILAB,  KAIST AI.pdf
H.Seo, ICLR 2024, MLILAB, KAIST AI.pdf
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdfHybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
Hybrid optimization of pumped hydro system and solar- Engr. Abdul-Azeez.pdf
 
English lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdfEnglish lab ppt no titlespecENG PPTt.pdf
English lab ppt no titlespecENG PPTt.pdf
 
ASME IX(9) 2007 Full Version .pdf
ASME IX(9)  2007 Full Version       .pdfASME IX(9)  2007 Full Version       .pdf
ASME IX(9) 2007 Full Version .pdf
 
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
Pile Foundation by Venkatesh Taduvai (Sub Geotechnical Engineering II)-conver...
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
ethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.pptethical hacking-mobile hacking methods.ppt
ethical hacking-mobile hacking methods.ppt
 
Planning Of Procurement o different goods and services
Planning Of Procurement o different goods and servicesPlanning Of Procurement o different goods and services
Planning Of Procurement o different goods and services
 
road safety engineering r s e unit 3.pdf
road safety engineering  r s e unit 3.pdfroad safety engineering  r s e unit 3.pdf
road safety engineering r s e unit 3.pdf
 
Fundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptxFundamentals of Electric Drives and its applications.pptx
Fundamentals of Electric Drives and its applications.pptx
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
一比一原版(SFU毕业证)西蒙菲莎大学毕业证成绩单如何办理
 
Student information management system project report ii.pdf
Student information management system project report ii.pdfStudent information management system project report ii.pdf
Student information management system project report ii.pdf
 

CSO PPT.pptx

  • 1. Integer Addition And Substraction •To execute arithmetic operations there is a separate section called arithmetic processing unit in central processing unit. The arithmetic instructions are performed generally on binary or decimal data. Fixed- point numbers are used to represent integers or fractions. We can have signed or unsigned negative numbers. Fixed-point addition is the simplest arithmetic operation. •
  • 2. • In order to solve the computational problems, arithmetic instructions are used in digital computers that manipulate data. These instructions perform arithmetic calculations. And these instructions perform a great activity in processing data in a digital computer. • As we already stated that with the four basic arithmetic operations addition, subtraction, multiplication and division, it is possible to derive other arithmetic operations and solve scientific problems by means of numerical analysis methods. • A processor has an arithmetic processor(as a sub part of it) that executes arithmetic operations. The data type, assumed to reside in processor, registers during the execution of an arithmetic instruction. • Negative numbers may be in a signed magnitude or signed complement representation. There are three ways of representing negative fixed point - binary numbers signed magnitude, signed 1’s complement or signed 2’s complement. Most computers use the signed magnitude representation for the mantissa.
  • 3. • Addition and Subtraction : • Addition and Subtraction with Signed – Magnitude Data We designate the magnitude of the two numbers by A and B. Where the signed numbers are added or subtracted, we find that there are eight different conditions to consider, depending on the sign of the numbers and the operation performed. • These conditions are listed in the first column of Table 4.1. The other columns in the table show the actual operation to be performed with the magnitude of the numbers. The last column is needed to present a negative zero.
  • 4.
  • 5.
  • 6. Ripple Carry Adder • In digital electronics adding of two-bit binary numbers can be possible by using half adder. • And if the input sequence has a three-bit sequence, then the addition process can be completed by using a full adder. But if the numbers of bits are more in the input sequence then the process can be completed by using half adder. • Because full adder cannot be able to complete the addition operation. So these drawbacks can be overcome by using “Ripple Carry Adder”. • It’s a unique type of logic circuit used for adding the N- bit numbers in digital operations. This article describes an overview of what is ripple-carry-adder and its operation.
  • 7. • What is Ripple Carry Adder? • A structure of multiple full adders is cascaded in a manner to gives the results of the addition of an n bit binary sequence. • This adder includes cascaded full adders in its structure so, the carry will be generated at every full adder stage in a ripple-carry adder circuit. • These carry output at each full adder stage is forwarded to its next full adder and there applied as a carry input to it. This process continues up to its last full adder stage. So, each carry output bit is rippled to the next stage of a full adder. By this reason, it is named as “RIPPLE CARRY ADDER”. • The most important feature of it is to add the input bit sequences whether the sequence is 4 bit or 5 bit or any. • “One of the most important point to be considered in this carry adder is the final output is known only after the carry outputs are generated by each full adder stage and forwarded to its next stage. So there will be a delay to get the result with using of this carry adder”.
  • 8. • There are various types in ripple-carry adders. They are: • 4-bit ripple-carry adder • 8-bit ripple-carry adder • 16-bit ripple-carry adder
  • 9. • 4-bit Ripple Carry Adder • The below diagram represents the 4-bit ripple- carry adder. In this adder, four full adders are connected in cascade. Co is the carry input bit and it is zero always. When this input carry ‘Co’ is applied to the two input sequences A1 A2 A3 A4 and B1 B2 B3 B4 then output represented with S1 S2 S3 S4 and output carry C4. •
  • 10.
  • 11. • Working of 4-bit Ripple Carry Adder • Let’s take an example of two input sequences 0101 and 1010. These are representing the A4 A3 A2 A1 and B4 B3 B2 B1. • As per this adder concept, input carry is 0. • When Ao & Bo are applied at 1st full adder along with input carry 0. • Here A1 =1 ; B1=0 ; Cin=0 • Sum (S1) and carry (C1) will be generated as per the Sum and Carry equations of this adder. As per its theory, the output equation for the Sum = A1⊕B1⊕Cin and Carry = A1B1⊕B1Cin⊕CinA1 • As per this equation, for 1st full adder S1 =1 and Carry output i.e., C1=0. • Same like for next input bits A2 and B2, output S2 = 1 and C2 = 0. Here the important point is the second stage full adder gets input carry i.e., C1 which is the output carry of initial stage full adder. • Like this will get the final output sequence (S4 S3 S2 S1) = (1 1 1 1) and Output carry C4 = 0 • This is the addition process for 4-bit input sequences when it’s applied to this carry adder.
  • 12. • Carry Look Ahead Adder • A digital computer must contain circuits which can perform arithmetic operations such as addition, subtraction, multiplication, and division. Among these, addition and subtraction are the basic operations whereas multiplication and division are the repeated addition and subtraction respectively. • To perform these operations ‘Adder circuits’ are implemented using basic logic gates. Adder circuits are evolved as Half- adder, Full-adder, Ripple-carry Adder, and Carry Look-ahead Adder. • Among these Carry Look-ahead Adder is the faster adder circuit. It reduces the propagation delay, which occurs during addition, by using more complex hardware circuitry. It is designed by transforming the ripple-carry Adder circuit such that the carry logic of the adder is changed into two-level logic. •
  • 13. • 4-Bit Carry Look-ahead Adder • In parallel adders, carry output of each full adder is given as a carry input to the next higher-order state. Hence, these adders it is not possible to produce carry and sum outputs of any state unless a carry input is available for that state. • So, for computation to occur, the circuit has to wait until the carry bit propagated to all states. This induces carry propagation delay in the circuit. •
  • 14. • Consider the 4-bit ripple carry adder circuit above. Here the sum S3 can be produced as soon as the inputs A3 and B3 are given. • But carry C3 cannot be computed until the carry bit C2 is applied whereas C2 depends on C1. Therefore to produce final steady-state results, carry must propagate through all the states. This increases the carry propagation delay of the circuit. • The propagation delay of the adder is calculated as “the propagation delay of each gate times the number of stages in the circuit”. For the computation of a large number of bits, more stages have to be added, which makes the delay much worse. Hence, to solve this situation, Carry Look-ahead Adder was introduced. • To understand the functioning of a Carry Look-ahead Adder, a 4-bit Carry Look-ahead Adder is described below.
  • 15.
  • 16. • In this adder, the carry input at any stage of the adder is independent of the carry bits generated at the independent stages. • Here the output of any stage is dependent only on the bits which are added in the previous stages and the carry input provided at the beginning stage. • Hence, the circuit at any stage does not have to wait for the generation of carry-bit from the previous stage and carry bit can be evaluated at any instant of time.
  • 17. • Shift-and-Add Multiplication • Shift-and-add multiplication is similar to the multiplication performed by paper and pencil. • This method adds the multiplicand X to itself Y times, where Y denotes the multiplier. • To multiply two numbers by paper and pencil, the algorithm is to take the digits of the multiplier one at a time from right to left, multiplying the multiplicand by a single digit of the multiplier and placing the intermediate product in the appropriate positions to the left of the earlier results. • As an example, consider the multiplication of two unsigned 4-bit numbers, 8 (1000) and 9 (1001).
  • 18. • Multiplicand 1000 × Multiplier 1001 • Product 1001000 • In the case of binary multiplication, since the digits are 0 and 1, each step of the multiplication is simple. If the multiplier digit is 1, a copy of the multiplicand (1 × multiplicand) is placed in the proper positions; if the multiplier digit is 0, a number of 0 digits (0 × multiplicand) are placed in the proper positions.