SlideShare a Scribd company logo
ALGORITHM AND ARCHITECTURE DESIGN OF THE H.265/HEVC INTRA
ENCODER
ABSTRACT:
Improved video coding techniques introduced in the h.265/hevc standard allow
video encoders to achieve better compression efficiencies. On the other hand the increased
complexity requires a new design methodology able to face challenges associated with ever
higher spatio-temporal resolutions. The paper presents the computationally-scalable algorithm
and its hardware architecture able to support the intra encoding up to the 2160p@30fps
resolution. The scalability allows the tradeoff between the throughput and the compression
efficiency. In particular, the encoder is able to check a variable number of candidate modes. The
rate estimation based on bin counting and the distortion estimation in the transform domain
simplify the rate-distortion analysis and enable the evaluation of a great number of candidate
intra modes. The encoder preselects candidate modes by the processing of 8×8 predictions
computed from original samples. The preselection shares hardware resources used for the
processing of predictions generated from reconstructed samples. To support intra 4×4 modes for
the 2160p@30fps resolution, the encoder incorporates a separate reconstruction loop.

More Related Content

Similar to Algorithm and architecture design of the h.265 hevc intra encoder

Algorithm and architecture design of the h.265 hevc intra encoder
Algorithm and architecture design of the h.265 hevc intra encoderAlgorithm and architecture design of the h.265 hevc intra encoder
Algorithm and architecture design of the h.265 hevc intra encoder
jpstudcorner
 
Machine learning-based energy consumption modeling and comparing of H.264 and...
Machine learning-based energy consumption modeling and comparing of H.264 and...Machine learning-based energy consumption modeling and comparing of H.264 and...
Machine learning-based energy consumption modeling and comparing of H.264 and...
IJECEIAES
 
New generation video coding OVERVIEW.pptx
New generation video coding OVERVIEW.pptxNew generation video coding OVERVIEW.pptx
New generation video coding OVERVIEW.pptx
YaseenMo
 
Next generation video compression
Next generation video compressionNext generation video compression
Next generation video compression
Ericsson
 
Next generation video compression
Next generation video compressionNext generation video compression
Next generation video compression
Ericsson Slides
 
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
csandit
 
THE H.264/MPEG4 AND ITS APPLICATIONS
THE H.264/MPEG4 AND ITS APPLICATIONSTHE H.264/MPEG4 AND ITS APPLICATIONS
THE H.264/MPEG4 AND ITS APPLICATIONS
GIST (Gwangju Institute of Science and Technology)
 
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODINGPERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
ijma
 
Generic Video Adaptation Framework Towards Content – and Context Awareness in...
Generic Video Adaptation Framework Towards Content – and Context Awareness in...Generic Video Adaptation Framework Towards Content – and Context Awareness in...
Generic Video Adaptation Framework Towards Content – and Context Awareness in...Alpen-Adria-Universität
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by Videoguy
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by Videoguy
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by Videoguy
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by Videoguy
 
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
I3E Technologies
 
Video streaming using light-weight transcoding and in-network intelligence
Video streaming using light-weight transcoding and in-network intelligenceVideo streaming using light-weight transcoding and in-network intelligence
Video streaming using light-weight transcoding and in-network intelligence
Minh Nguyen
 
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
JAYAPRAKASH JPINFOTECH
 
Real Time Video Processing in FPGA
Real Time Video Processing in FPGA Real Time Video Processing in FPGA
Real Time Video Processing in FPGA
QuEST Global (erstwhile NeST Software)
 
Spatial Scalable Video Compression Using H.264
Spatial Scalable Video Compression Using H.264Spatial Scalable Video Compression Using H.264
Spatial Scalable Video Compression Using H.264
IOSR Journals
 
E010132529
E010132529E010132529
E010132529
IOSR Journals
 

Similar to Algorithm and architecture design of the h.265 hevc intra encoder (20)

Algorithm and architecture design of the h.265 hevc intra encoder
Algorithm and architecture design of the h.265 hevc intra encoderAlgorithm and architecture design of the h.265 hevc intra encoder
Algorithm and architecture design of the h.265 hevc intra encoder
 
Machine learning-based energy consumption modeling and comparing of H.264 and...
Machine learning-based energy consumption modeling and comparing of H.264 and...Machine learning-based energy consumption modeling and comparing of H.264 and...
Machine learning-based energy consumption modeling and comparing of H.264 and...
 
New generation video coding OVERVIEW.pptx
New generation video coding OVERVIEW.pptxNew generation video coding OVERVIEW.pptx
New generation video coding OVERVIEW.pptx
 
Next generation video compression
Next generation video compressionNext generation video compression
Next generation video compression
 
Next generation video compression
Next generation video compressionNext generation video compression
Next generation video compression
 
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
A REAL-TIME H.264/AVC ENCODER&DECODER WITH VERTICAL MODE FOR INTRA FRAME AND ...
 
THE H.264/MPEG4 AND ITS APPLICATIONS
THE H.264/MPEG4 AND ITS APPLICATIONSTHE H.264/MPEG4 AND ITS APPLICATIONS
THE H.264/MPEG4 AND ITS APPLICATIONS
 
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODINGPERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
PERFORMANCE EVALUATION OF H.265/MPEG-HEVC, VP9 AND H.264/MPEGAVC VIDEO CODING
 
Generic Video Adaptation Framework Towards Content – and Context Awareness in...
Generic Video Adaptation Framework Towards Content – and Context Awareness in...Generic Video Adaptation Framework Towards Content – and Context Awareness in...
Generic Video Adaptation Framework Towards Content – and Context Awareness in...
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by
 
Video coding technology proposal by
Video coding technology proposal by Video coding technology proposal by
Video coding technology proposal by
 
H264 final
H264 finalH264 final
H264 final
 
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
Ultra high-throughput vlsi architecture of h.265-hevc cabac encoder for uhdtv...
 
Video streaming using light-weight transcoding and in-network intelligence
Video streaming using light-weight transcoding and in-network intelligenceVideo streaming using light-weight transcoding and in-network intelligence
Video streaming using light-weight transcoding and in-network intelligence
 
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ul...
 
Real Time Video Processing in FPGA
Real Time Video Processing in FPGA Real Time Video Processing in FPGA
Real Time Video Processing in FPGA
 
Spatial Scalable Video Compression Using H.264
Spatial Scalable Video Compression Using H.264Spatial Scalable Video Compression Using H.264
Spatial Scalable Video Compression Using H.264
 
E010132529
E010132529E010132529
E010132529
 

More from I3E Technologies

Add
AddAdd
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulator
I3E Technologies
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...
I3E Technologies
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logic
I3E Technologies
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
I3E Technologies
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...
I3E Technologies
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
I3E Technologies
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders  novel components, method...Reverse converter design via parallel prefix adders  novel components, method...
Reverse converter design via parallel prefix adders novel components, method...
I3E Technologies
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
I3E Technologies
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
I3E Technologies
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
I3E Technologies
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link converters
I3E Technologies
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converter
I3E Technologies
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
I3E Technologies
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...
I3E Technologies
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost converters
I3E Technologies
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...
I3E Technologies
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drive
I3E Technologies
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...
I3E Technologies
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverter
I3E Technologies
 

More from I3E Technologies (20)

Add
AddAdd
Add
 
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulator
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logic
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders  novel components, method...Reverse converter design via parallel prefix adders  novel components, method...
Reverse converter design via parallel prefix adders novel components, method...
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link converters
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converter
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost converters
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drive
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverter
 

Recently uploaded

Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
MdTanvirMahtab2
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
ViniHema
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
Jayaprasanna4
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
AafreenAbuthahir2
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
R&R Consult
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
Kamal Acharya
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
Osamah Alsalih
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
Kamal Acharya
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
ShahidSultan24
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
Kamal Acharya
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
ankuprajapati0525
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
abh.arya
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
DuvanRamosGarzon1
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
SamSarthak3
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
Intella Parts
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
Divya Somashekar
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Sreedhar Chowdam
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation & Control
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
Robbie Edward Sayers
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
gerogepatton
 

Recently uploaded (20)

Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
Industrial Training at Shahjalal Fertilizer Company Limited (SFCL)
 
power quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptxpower quality voltage fluctuation UNIT - I.pptx
power quality voltage fluctuation UNIT - I.pptx
 
ethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.pptethical hacking in wireless-hacking1.ppt
ethical hacking in wireless-hacking1.ppt
 
WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234WATER CRISIS and its solutions-pptx 1234
WATER CRISIS and its solutions-pptx 1234
 
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptxCFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
CFD Simulation of By-pass Flow in a HRSG module by R&R Consult.pptx
 
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdfCOLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
COLLEGE BUS MANAGEMENT SYSTEM PROJECT REPORT.pdf
 
MCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdfMCQ Soil mechanics questions (Soil shear strength).pdf
MCQ Soil mechanics questions (Soil shear strength).pdf
 
Final project report on grocery store management system..pdf
Final project report on grocery store management system..pdfFinal project report on grocery store management system..pdf
Final project report on grocery store management system..pdf
 
addressing modes in computer architecture
addressing modes  in computer architectureaddressing modes  in computer architecture
addressing modes in computer architecture
 
Automobile Management System Project Report.pdf
Automobile Management System Project Report.pdfAutomobile Management System Project Report.pdf
Automobile Management System Project Report.pdf
 
The role of big data in decision making.
The role of big data in decision making.The role of big data in decision making.
The role of big data in decision making.
 
Democratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek AryaDemocratizing Fuzzing at Scale by Abhishek Arya
Democratizing Fuzzing at Scale by Abhishek Arya
 
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSETECHNICAL TRAINING MANUAL   GENERAL FAMILIARIZATION COURSE
TECHNICAL TRAINING MANUAL GENERAL FAMILIARIZATION COURSE
 
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdfAKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
AKS UNIVERSITY Satna Final Year Project By OM Hardaha.pdf
 
Forklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella PartsForklift Classes Overview by Intella Parts
Forklift Classes Overview by Intella Parts
 
block diagram and signal flow graph representation
block diagram and signal flow graph representationblock diagram and signal flow graph representation
block diagram and signal flow graph representation
 
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&BDesign and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
Design and Analysis of Algorithms-DP,Backtracking,Graphs,B&B
 
Water Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdfWater Industry Process Automation and Control Monthly - May 2024.pdf
Water Industry Process Automation and Control Monthly - May 2024.pdf
 
HYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generationHYDROPOWER - Hydroelectric power generation
HYDROPOWER - Hydroelectric power generation
 
Immunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary AttacksImmunizing Image Classifiers Against Localized Adversary Attacks
Immunizing Image Classifiers Against Localized Adversary Attacks
 

Algorithm and architecture design of the h.265 hevc intra encoder

  • 1. ALGORITHM AND ARCHITECTURE DESIGN OF THE H.265/HEVC INTRA ENCODER ABSTRACT: Improved video coding techniques introduced in the h.265/hevc standard allow video encoders to achieve better compression efficiencies. On the other hand the increased complexity requires a new design methodology able to face challenges associated with ever higher spatio-temporal resolutions. The paper presents the computationally-scalable algorithm and its hardware architecture able to support the intra encoding up to the 2160p@30fps resolution. The scalability allows the tradeoff between the throughput and the compression efficiency. In particular, the encoder is able to check a variable number of candidate modes. The rate estimation based on bin counting and the distortion estimation in the transform domain simplify the rate-distortion analysis and enable the evaluation of a great number of candidate intra modes. The encoder preselects candidate modes by the processing of 8×8 predictions computed from original samples. The preselection shares hardware resources used for the processing of predictions generated from reconstructed samples. To support intra 4×4 modes for the 2160p@30fps resolution, the encoder incorporates a separate reconstruction loop.