Downloaded 14 times
Uploaded byI3E Technologies
Aging aware reliable multiplier design with adaptive hold logic
The document discusses the design of an aging-aware reliable multiplier that incorporates a novel adaptive hold logic circuit to improve performance. It highlights the challenges posed by negative and positive bias temperature instabilities that affect transistor speed and reliability in digital multipliers. Furthermore, it outlines the importance of designing high-performance systems to prevent timing violations and ensure longevity.
More Related Content
Similar to Aging aware reliable multiplier design with adaptive hold logic
More from I3E Technologies
Aging aware reliable multiplier design with adaptive hold logic
- 1. OUR OFFICES @CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 2. DOCUMENT FORMAT • Abstract: •Introduction: • Literature Survey: • System Analysis: • Existing System: • Disadvantages: • Proposed System: • Advantages: • System Requirements: • Block Diagram: • Working Flow Diagram: • Circuit Diagram: • Implementation: • Modules Description: • System Study: • System Testing: • Software Description: • Sample code: • Conclusion: • Future Enhancement: • References: OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 3. AGING-AWARE RELIABLE MULTIPLIER DESIGNWITH ADAPTIVE HOLD LOGIC TITLE OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 4. ABSTRACT Digital multipliers areamong the most critical arithmetic functional units. The overall performance of these systems depends on the throughput of the multiplier. Meanwhile, the negative bias temperature instability effect occurs when a pMOS transistor is under negative bias (Vgs = −Vdd), increasing the threshold voltage of the pMOS transistor, and reducing multiplier speed. A similar phenomenon, positive bias temperature instability, occurs when an nMOS transistor is under positive bias. Both effects degrade transistor speed, and in the long term, the system may fail due to timing violations. Therefore, it is important to design reliable high-performance multipliers. In this paper, we propose an aging-aware multiplier design with a novel adaptive hold logic (AHL) circuit. OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 5. CONTACT MOBILE No: 99436 99916 9943699926 99436 99936 E Mail: i3eprojectskarur@gmail.com Web: www.i3etechnologies.com www.i3eprojects.com OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 6. ADDRESS #23A, 2nd FloorSKS Complex, Bus Stand Opp. Karur-639 001. OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 7. Course Embedded System, PLC, MATLAB, Hardware &Networking. OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936
- 8. We Develop IEEESoftware & Hardware Projects THANK YOU FOR WATCHING OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD CELL: +91 99436 99916 / 99436 99926 / 99436 99936