The document presents a proposal for an efficient constant multiplier architecture using the vertical-horizontal binary common sub-expression elimination (VHBCSE) algorithm to design a reconfigurable finite impulse response (FIR) filter with real-time coefficient adaptability. This approach applies a 2-bit binary common sub-expression elimination algorithm vertically and then a variable-bit approach horizontally, resulting in reduced switching activity of the multiplier block adders by 6.2% to 19.6% compared to existing algorithms. The document includes various sections outlining the system's structure, implementation, and benefits.

1. OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

2. DOCUMENT FORMAT
• Abstract:
• Introduction:
• Literature Survey:
• System Analysis:
• Existing System:
• Disadvantages:
• Proposed System:
• Advantages:
• System Requirements:
• Block Diagram:
• Working Flow Diagram:
• Circuit Diagram:
• Implementation:
• Modules Description:
• System Study:
• System Testing:
• Software Description:
• Sample code:
• Conclusion:
• Future Enhancement:
• References:
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

3. AN EFFICIENT CONSTANT MULTIPLIER ARCHITECTURE BASED ON
VERTICAL-HORIZONTAL BINARY COMMON SUB-EXPRESSION
ELIMINATION ALGORITHM FOR RECONFIGURABLE FIR FILTER
SYNTHESIS
TITLE
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

4. ABSTRACT
This paper proposes an efficient constant multiplier architecture based on vertical-
horizontal binary common sub-expression elimination (VHBCSE) algorithm for
designing a reconfigurable finite impulse response (FIR) filter whose coefficients can
dynamically change in real time. To design an efficient reconfigurable FIR filter,
according to the proposed VHBCSE algorithm, 2-bit binary common sub-expression
elimination (BCSE) algorithm has been applied vertically across adjacent coefficients on
the 2-D space of the coefficient matrix initially, followed by applying variable-bit BCSE
algorithm horizontally within each coefficient. This technique is capable of reducing
the average probability of use or the switching activity of the multiplier block adders by
6.2% and 19.6% as compared to that of two existing 2-bit and 3-bit BCSE algorithms
respectively.
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

5. CONTACT
MOBILE No:
99436 99916
99436 99926
99436 99936
E Mail:
i3eprojectskarur@gmail.com
Web:
www.i3etechnologies.com
www.i3eprojects.com
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

6. ADDRESS
#23A, 2nd Floor SKS Complex,
Bus Stand Opp. Karur-639 001.
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

7. Course
Embedded System,
PLC,
MATLAB,
Hardware & Networking.
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936

8. We Develop IEEE Software &
Hardware Projects
THANK YOU FOR
WATCHING
OUR OFFICES @ CHENNAI / TRICHY / KARUR / ERODE / MADURAI / SALEM / COIMBATORE /BANGALORE / HYDRABAD
CELL: +91 99436 99916 / 99436 99926 / 99436 99936