A Technique for Dynamic Range Improvement of Intermodulation Distortion Produ...Pete Sarson, PH.D
This paper describes a phase switching algorithm for Interpolating Digital-to-Analog Converter (DAC) based Arbitrary Waveform Generators (AWG). This was possible by using the standard phase switching algorithm with the addition of simple phase offset and systematic phase difference adjustment; this was discovered by experimenting with suppression of the intermodulation distortion (IMD) components of a two-tone signal. In this case, we examine the 3rd, 5th and 7th order IMD tones and the effect of the phase switching algorithm and phase shift has on the AWG by measurement with a digitizer. Then we show what the effect of the developed two-tone phase switching technique has upon the performance measurement of a 16-bit Analog-to-Digital Converter (ADC). It is shown that using the original algorithm, no improvement could be achieved for the odd order IMD products. However, by using an even order suppression technique (another phase difference) with a phase shift, a suppression was achieved compared to the standard two-tone signal generation (without phase switching). We show how this technique allows the use of a low-cost tester resource to test IMD products with a higher dynamic range than was previously possible.
A Technique for Dynamic Range Improvement of Intermodulation Distortion Produ...Pete Sarson, PH.D
This paper describes a phase switching algorithm for Interpolating Digital-to-Analog Converter (DAC) based Arbitrary Waveform Generators (AWG). This was possible by using the standard phase switching algorithm with the addition of simple phase offset and systematic phase difference adjustment; this was discovered by experimenting with suppression of the intermodulation distortion (IMD) components of a two-tone signal. In this case, we examine the 3rd, 5th and 7th order IMD tones and the effect of the phase switching algorithm and phase shift has on the AWG by measurement with a digitizer. Then we show what the effect of the developed two-tone phase switching technique has upon the performance measurement of a 16-bit Analog-to-Digital Converter (ADC). It is shown that using the original algorithm, no improvement could be achieved for the odd order IMD products. However, by using an even order suppression technique (another phase difference) with a phase shift, a suppression was achieved compared to the standard two-tone signal generation (without phase switching). We show how this technique allows the use of a low-cost tester resource to test IMD products with a higher dynamic range than was previously possible.
Analog-to-Digital Converter (ADC) is an integral part of high-speed signal processing applications. This paper discusses about 10-bit SAR based ADC that enables very low power consumption and sampling rate as high as 165 MSPS.
Instrumentation: Test and Measurement Methods and Solutions - VE2013Analog Devices, Inc.
Tilt Measurement: Tilt measurement is fast becoming a fundamental analysis tool in many fields including automotive, industrial, and healthcare. Navigation, vehicle dynamic control, building sway indication, and motion detection systems all rely on this simple, cheap, and precise way of angle monitoring. MEMS accelerometers are better suited to inclination measurement than other methodologies. This session will address the challenges encountered when designing a dual-axis tilt sensor using a MEMS accelerometer including measurement resolution, signal conditioning, single- vs. dual-axis, angle computation, and calibration.
Impedance Measurement: The measurement of complex impedance is widely used across industrial, commercial, automotive, healthcare, and consumer markets, and can include applications such as proximity sensing, inductive transducers, metallurgy and corrosion detection, loudspeaker impedance, biomedical, virus detection, blood coagulation factor, and network impedance analysis. This session will cover the concepts, approaches, and challenges of performing complex impedance measurements and will present a system-level solution for impedance conversion.
Weigh Scale Measurement: Most common industrial weigh scale applications use a bridge-type load-cell sensor, with a voltage output that is directly proportional to the load weight placed on it. This session examines the basic parameters of a bridge-type load-cell sensor, such as the number of varying elements, impedance, excitation, sensitivity (mV/V), errors, and drift. It will also discuss the various components of the signal conditioning chain and present solutions with high dynamic range.
Scalable NDT Instruments for the Inspection of Variable Geometry ComponentsOlympus IMS
For the past several years, the aviation industry has seen above normal growth due, in part, to lower oil prices, saving major aircraft operators millions of dollars. As a result of this outstanding growth, production rates for new airplanes have increased and new aircraft programs are being launched. Consequently, aviation component manufacturers are facing new challenges including a rise in production rates, a high probability of detection (POD) due to the critical nature of the parts being manufactured, lack of skilled operators, and parts with increasingly complex geometry.
Ultrasonic phased array (PA) instruments have evolved, enabling an increase in inspection speeds and the implementation of advanced acquisition strategies. The introduction of scalable instruments and advanced acquisition strategies helps manufacturers address the inspection challenges they are facing. Scalability can now be used for nondestructive testing (NDT), enabling system integrators and manufacturers to improve the performance of their solutions by using multiple instruments in parallel. The evolution of electronic components enables advanced acquisition strategies, such as adaptive ultrasound, to be implemented. Adaptive ultrasound simplifies the inspection of complex components and improves the POD by using innovative signal-processing algorithms.
This paper presents an overview of scalable NDT instruments with the goal of helping NDT integrators and manufacturers to address the challenges they are facing in terms of system performance, production output, and quality control.
First-Order Open Loop VCO-Based ADC with XOR Gates as differentiator IJMTST Journal
In this paper, detail analysis for an open loop Voltage-Controlled Oscillator (VCO)-based ADC is discussed.
The ADC includes a ring oscillator with several inverters to extract the phases. The circuit uses the VCO as an
integrator in time domain and it uses the inverters in the VCO to perform multi-bit quantization. XOR gates
are used to operate as differentiators and all the circuit is done through CMOS transistors. Mathematical
analysis has been included to p
HEAP SORT ILLUSTRATED WITH HEAPIFY, BUILD HEAP FOR DYNAMIC ARRAYS.
Heap sort is a comparison-based sorting technique based on Binary Heap data structure. It is similar to the selection sort where we first find the minimum element and place the minimum element at the beginning. Repeat the same process for the remaining elements.
Using recycled concrete aggregates (RCA) for pavements is crucial to achieving sustainability. Implementing RCA for new pavement can minimize carbon footprint, conserve natural resources, reduce harmful emissions, and lower life cycle costs. Compared to natural aggregate (NA), RCA pavement has fewer comprehensive studies and sustainability assessments.
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsVictor Morales
K8sGPT is a tool that analyzes and diagnoses Kubernetes clusters. This presentation was used to share the requirements and dependencies to deploy K8sGPT in a local environment.
NUMERICAL SIMULATIONS OF HEAT AND MASS TRANSFER IN CONDENSING HEAT EXCHANGERS...ssuser7dcef0
Power plants release a large amount of water vapor into the
atmosphere through the stack. The flue gas can be a potential
source for obtaining much needed cooling water for a power
plant. If a power plant could recover and reuse a portion of this
moisture, it could reduce its total cooling water intake
requirement. One of the most practical way to recover water
from flue gas is to use a condensing heat exchanger. The power
plant could also recover latent heat due to condensation as well
as sensible heat due to lowering the flue gas exit temperature.
Additionally, harmful acids released from the stack can be
reduced in a condensing heat exchanger by acid condensation. reduced in a condensing heat exchanger by acid condensation.
Condensation of vapors in flue gas is a complicated
phenomenon since heat and mass transfer of water vapor and
various acids simultaneously occur in the presence of noncondensable
gases such as nitrogen and oxygen. Design of a
condenser depends on the knowledge and understanding of the
heat and mass transfer processes. A computer program for
numerical simulations of water (H2O) and sulfuric acid (H2SO4)
condensation in a flue gas condensing heat exchanger was
developed using MATLAB. Governing equations based on
mass and energy balances for the system were derived to
predict variables such as flue gas exit temperature, cooling
water outlet temperature, mole fraction and condensation rates
of water and sulfuric acid vapors. The equations were solved
using an iterative solution technique with calculations of heat
and mass transfer coefficients and physical properties.
NO1 Uk best vashikaran specialist in delhi vashikaran baba near me online vas...Amil Baba Dawood bangali
Contact with Dawood Bhai Just call on +92322-6382012 and we'll help you. We'll solve all your problems within 12 to 24 hours and with 101% guarantee and with astrology systematic. If you want to take any personal or professional advice then also you can call us on +92322-6382012 , ONLINE LOVE PROBLEM & Other all types of Daily Life Problem's.Then CALL or WHATSAPP us on +92322-6382012 and Get all these problems solutions here by Amil Baba DAWOOD BANGALI
#vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore#blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #blackmagicforlove #blackmagicformarriage #aamilbaba #kalajadu #kalailam #taweez #wazifaexpert #jadumantar #vashikaranspecialist #astrologer #palmistry #amliyaat #taweez #manpasandshadi #horoscope #spiritual #lovelife #lovespell #marriagespell#aamilbabainpakistan #amilbabainkarachi #powerfullblackmagicspell #kalajadumantarspecialist #realamilbaba #AmilbabainPakistan #astrologerincanada #astrologerindubai #lovespellsmaster #kalajaduspecialist #lovespellsthatwork #aamilbabainlahore #Amilbabainuk #amilbabainspain #amilbabaindubai #Amilbabainnorway #amilbabainkrachi #amilbabainlahore #amilbabaingujranwalan #amilbabainislamabad
Online aptitude test management system project report.pdfKamal Acharya
The purpose of on-line aptitude test system is to take online test in an efficient manner and no time wasting for checking the paper. The main objective of on-line aptitude test system is to efficiently evaluate the candidate thoroughly through a fully automated system that not only saves lot of time but also gives fast results. For students they give papers according to their convenience and time and there is no need of using extra thing like paper, pen etc. This can be used in educational institutions as well as in corporate world. Can be used anywhere any time as it is a web based application (user Location doesn’t matter). No restriction that examiner has to be present when the candidate takes the test.
Every time when lecturers/professors need to conduct examinations they have to sit down think about the questions and then create a whole new set of questions for each and every exam. In some cases the professor may want to give an open book online exam that is the student can take the exam any time anywhere, but the student might have to answer the questions in a limited time period. The professor may want to change the sequence of questions for every student. The problem that a student has is whenever a date for the exam is declared the student has to take it and there is no way he can take it at some other time. This project will create an interface for the examiner to create and store questions in a repository. It will also create an interface for the student to take examinations at his convenience and the questions and/or exams may be timed. Thereby creating an application which can be used by examiners and examinee’s simultaneously.
Examination System is very useful for Teachers/Professors. As in the teaching profession, you are responsible for writing question papers. In the conventional method, you write the question paper on paper, keep question papers separate from answers and all this information you have to keep in a locker to avoid unauthorized access. Using the Examination System you can create a question paper and everything will be written to a single exam file in encrypted format. You can set the General and Administrator password to avoid unauthorized access to your question paper. Every time you start the examination, the program shuffles all the questions and selects them randomly from the database, which reduces the chances of memorizing the questions.
A 13b SAR ADC with Eye-opening VCO Based Comparator
1. A 13b SAR ADC with Eye-opening
VCO Based Comparator
Kentaro Yoshioka and Hiroki Ishikuro
Keio University, Japan
K Yoshioka 1/26
2. Overview
Motivation
Low power techniques for high resolution SAR ADCs
C-DAC
Comparators
Proposed technique
VCO comparator
Eye-opening operation
Measurement results
Conclusions
K Yoshioka 2/26
3. Motivation
Low power and high resolution ADCs required
Medical devices
Sensors for “internet of things”
Wearable devices and etc.
Target: SNDR >65dB SAR ADC
0
50
100
150
200
250
2013 2014 2015 2016 2017 2018
IoTMarketinJapan[B$]
http://www.idc.com/
K Yoshioka 3/26
4. SAR ADC building blocks and challenges
Main SAR ADC building blocks
VIN
S/H
Logic
C-DAC
Digital
Power increases
linearly
C-DAC
Mismatch requirements
kT/C
Comparators
Noise
SAR ADC and high resolution challenges
K Yoshioka 4/26
5. Overview
Background
Low power techniques for high resolution SAR ADCs
C-DAC
Comparators
Proposed technique
VCO comparator
Eye-opening operation
Measurement results
Conclusions
K Yoshioka 5/26
6. Low power techniques for C-DAC
Digital calibration to compensate mismatch [1]
Sub-binary radix
Can size C to match kT/C noise
1.8N-1C 1.8C C C
Vin
SAR
Logic
CLK
Transfer Function
With MSB
mismatch
[1] W. Liu, ISSCC 2010
Calibration
Circuit
ADCOUT
K Yoshioka 6/26
7. Challenges for comparators
Dynamic comparators typically used in SAR ADCs
Noise suitable for 10-bit SAR
Lower noise obtained by cascading amplifiers
For 1-bit improvement, power increases 4x
Latch
CLK
CLK
Noise Power Total Power
Dynamic comp. 240uVrms 1 1 x 10=10 (10-bit)
Low noise comp. 30uVrms 64 64 x 13 = 832(13-bit)
+
-
+
-
+
-
Latch
K Yoshioka 7/26
8. Data driven noise reduction [2]
Event when Δvin < LSB occur only once in SA cycle
Comparator noise requirements relaxed at other cycles
DAC
Dvin 4LSB LSB 3LSB 2LSB
Dvin=|Vinp-Vinn|
[2] P. Harpe, ISSCC 2013
K Yoshioka 8/26
9. Majority voting for noise reduction
Majority voting done when ΔVin is small
Noise will be
𝟏
𝑵
(N: number of votes)
N time
Voting
TDC
Vin
CLK
OUT
Optimum N different
Single
guess
Voting
Vin
CLK
OUT
Voting
DVin<LSB DVin<3LSB
K Yoshioka 9/26
10. Our goal
Scale the comparator power v.s. DVin
Reduce the total comparator power
Comp.Power
Δvin2 LSBLSB
Low-noise comp.
Majority Voting
This work
64
16
8 LSB4 LSB
Comp
DAC
Logic
Low-noise Voting This work
1/4
1/2
K Yoshioka 10/26
11. Overview
Background
Low power techniques for high resolution SAR ADCs
C-DAC
Comparators
Proposed technique
VCO comparator
Eye-opening operation
Measurement results
Conclusions
K Yoshioka 11/26
12. VCO comparator
Based on time domain comparators [3]
VCO is used instead of a delay line
Time amp[4] amplifies the “time difference” of the pulse
[3] A. Agnes, ISSCC 2008 [4] M. Lee, JSSC 2009.
VinP
VinN
Phase
Detector
EN
Time
Amp
x8
K Yoshioka 12/26
13. Phase Detectors (PD)
Frequently used in PLLs
Explicit the dead zone characteristic
0 Δt
CN=1 CP=1
Deadzone
CN,CP=0
CP
tinP
tinN CN
DFF based PD
K Yoshioka 13/26
17. 1 3 5 7
PulseDifferenceatVCOoutput
Times of Oscillation
Dvin=11b LSB
Dvin=12b LSB
Dvin=13b LSB
Dead zone
Accumulated jitter
Signal and noise during oscillation
VCO is an “integrator”
Integrates signal and noise during N time oscillation
Signal: αN, Noise: 𝑵
Optimum noise reduction for given DVin achieved
K Yoshioka 17/26
18. PVT drifts of VCO comparator
Noise of VCO
∝ 𝒈 𝒎
Gain of time amp
∝
𝟏
𝒈 𝒎
Oscillation N Comp. noise
Fast
variations
Slow
variations
VinP
VinN
Phase
Detector
EN
Time
Amp
K Yoshioka 18/26
19. SAR ADC implementation
SAR ADC based on [1]
13b+2b redundancy
1.8214C 1.82C C
Filtering Cap on 5 MSBs
20C
VCM
C
Perturbation Injection
SAMP
13b+2b C-DAC
SAMPB
VinP
VinN
SAR
Logic
Perturbation Signal
DSAR[14:0]
VCO Comp.
LMS Calibration
Offchip software
DOUT
CLK
C=0.5fF
[1] W. Liu, ISSCC 2010
K Yoshioka 19/26
20. Overview
Background
Low power techniques for high resolution SAR ADCs
C-DAC
Comparators
Proposed technique
VCO comparator
Eye-opening operation
Measurement results
Conclusions
K Yoshioka 20/26
21. Chip implementation
65nm CMOS
150u x 180u
K Yoshioka 21/26
C-DAC
C-DAC
VCO Comp
SAR
Logic
Output Buffer
SW
150 mm
180mm
22. FFT spectrum w/peak SNDR
-120
-100
-80
-60
-40
-20
0
0 100 200 300 400 500
Frequency [kHz]
FIN
HD3HD2
fs=1024 kHz
fin=63.625 kHz
SNDR=66.4 dB
SFDR=85.2 dB
After LMS calibrationBefore LMS calibrationFIN
fs=1024 kHz
fin=63.625 kHz
SNDR=48.7 dB
SFDR=61.1 dB
-120
-100
-80
-60
-40
-20
0
0 100 200 300 400 500
Frequency [kHz]
HD3
HD2
Power[dB]
VDD=0.85 V
Vin=0.7 Vpp
VDD=0.85 V
Vin=0.7 Vpp
Only C-DAC calibrated
No tuning is applied to VCO comparator
K Yoshioka 22/26
23. Performance and comparison
Liu
ISSCC2010
Harpe
ISSCC2014
Elzakker
ISSCC2008 This work
Technology
[nm]
130 65 65 65
Architecture SAR SAR SAR SAR
fs [MS/s] 45 0.04 1 1
SNDR [dB] 67 62.5 56.2 64.4
Power [uW] 3000 0.097 1.9 45
Calibration Off-chip None None Off-chip
FOM
[fJ/conv.]
36 2.2 4.4 33
FoMS[dB] 165 176 168 164
K Yoshioka 23/26
24. Conclusions
A VCO comparator which automatically scales its noise
and power depending on DVin was presented.
When the DVin is small, the comparator oscillates and
performs an eye-opening operation to obtain accurate
results.
This technique can be extended to further resolution
and benefits can be granted by process scaling as well.
K Yoshioka 24/26
High resolution and low powered ADCs are required in implant medical devices and sensors for IoT devices, which the market is growing rapidly in these years.
This shows the market growth of the IoT market in only in Japan, and IoT devices will continuously increase.
Therefore, we target to design low power ADCs with SNDR of 65dB.
In this several years, the ADC power efficiency has improved significantly.
The SAR ADC has lead this low power trend, since it grants large merit from process scalings.
The resolution is under 10b, because its noise and mismatch requirements are quite low.
On the other hand, the works in high resolution SAR ADCs has been rather left untouched.
このような背景のため、我々はSNDR 65dB以上の低電力SAR ADCをターゲットとし、研究を行った。
Digital logic designs does not change much since all you have to do is to add registers reflecting the number of bits.
The power increasses only slightly.
When high resolution is targeted in SAR ADCs, design of every analog elements becomes challenging.
The comparator must meet low noise requrements and C-DAC will have severe mismatch requrements and designed to maintain sufficient kT/C noise.
To meet the mismatch requreiemts in high resolution C-DACs, the unit capacitors must be enarged; which increases the power consumption.
By making the DAC sub-binary and employing digital calibrations, the capacitor mismatch can be canceled.
Therefore, with digital calibration the capacitor mismatch requirements can be greatly relaxed and unit capacitors can be scaled down until kT/C noise limits
For low powered SAR ADC, dynamic comparators are often used.
When designed with typical transitor sizing in 65nm CMOS, its input reffered noise will be about 240uVrms which is suitable for 10-bit SAR ADC and extending the noise level beyond that is quite difficult.
To obtain better noise performance, few stages of preamps can be cascaded. However, we must remember that to improve the IRN of 1-bit, 4x of power must be spent.
So, for 13-bit noise 64 times of power must be spent compared to 10 bit comparators .
Thefore, comparator power consumption can be dominate in SAR ADCs.
In actual binary SAR conversion, the condition when the comparator input voltage, delta vin is lower than LSB occur only once.
For the other cycles, the comparator noise requrements are quite relaxed.
Therefore, by adaptively configuring the comparator noise reflecting the dvin amount, using cheap and sloppy comparators when dVin is large and use costly but precise comparators only when Dvin is small
The previously proposed data dependant noise reduction echnique conducts a majority voting operation when dvin is small.
With N times voting, the comparator noise can be improved to 1/N root squrare.
dVin amount is detected by monitoring the metastable time of the comparator, because smaller the dVin, the longer the metastable time will be.
Optimum voting number differ with how close the dVin is.
If we can detect the precise Dvin and configure the N reflecting that as well, power can be further decreased.
Why do eye opening operation work?
Remember that VCO is an integrator and during oscillation the signal and noise is integated.
However, while the signal related pulse difference is integrated as alpha N, the noise is square root N. Alpha is a constant reflexting the amount of DVin.
Therefore, if we plot the signal related and noise related pulse difference, it would be like this. The signal is integrated lineary but the noise is square root and the S/N improves with oscilation.
So, if we set the dead zone of DFF phase detectors like this, the comparator will not make a descision when the noise is dominant but will output when the signal is dominant.
So even with small DVin, accurate decision can be made. The comparator power will be a function of Dvin, because the comparator power consumption is also proportional to times of oscillation.
While the calibration is active, the ADC does 2 conversions for single input with injecting positive and negative dithers respectively.
After the mismatch has been cancelled, the calibration can be shut down and ADC can operate with 1 conversion for single input to save power.
13b Calibrated sar ADC but got only 11b ENOB.
Due to lack of measurement equipments We could not filter out the signal generator’s spurs efficiently.
That ended up with voltage input of 0.7Vpp, which was half of expected but the noise floor was right where we wanted.
When we look at the walden fom, its quite worsened but with schreier fom its quite competable with other state of the art SAR designs.