SlideShare a Scribd company logo
1 of 3
PRAVEEN KUMAR Correspondence Address
Semiconductor Test Engineer-Digital and Analog C/o-Vijay Prasad ,
Phone No: +91-7406490263 Vill-Nayadih, PO-Derhgaon
PS-Kashichak,
Dist-Nawada,
Bihar, PIN-805130
Email: praveen5932@gmail.com
Profile
2.5 years experience as a Test engineer in Tessolve Semiconductor Pvt Ltd.
Professional Summary
• Experience in post silicon validation, Characterization and ATE environment.
• Have good experience in AC characteristics, DC characteristics and functional tests
debugging.
• Have good experience in validating of DIGITAL (Micro Controllers) & PMIC (Buck &
Boost Converters) devices.
• Sound knowledge on digital and analog circuit design & concepts and developing the test
programs, test plans as per device specs.
• Experience on hardware design – Schematic capture, lay out and PCB design rules
• Have good experience in designing the validation boards, HIB (Hardware interface board),
PIB (Probe Interface board) and Probe cards, supported to PCB team in Schematic
Placement, Routing stages.
• Working experience on Teradyne Flex ATEs , Handlers , Probers and Complex
test systems
• Good understanding on Reliability engineering, such as HV Screening, ESD/Leakage, Thermal
Cycling etc
• Exposure on data analysis of tested results (eg: Cpk, Cgm, Correlation, Overkill, under kill
Analysis etc.)
• Have good knowledge on SCAN, ATPG, boundary Scan etc.
• Have experience in SOC (Pressure Sensor System) validation.
• Able to develop data analysis scripts using VB.
• Have good programming skills in C language and VHDL.
• Have good knowledge on different type of trimmings (Vbg(band gap), Iref, oscillator, Vref
etc.), communication protocols (SPI,JTAG), Memory blocks (OTP, EEPROM),
Regulators
• Very familiar with oscilloscope, functional generators, logical analyzer etc.
Roles and Responsibilities
• Test List/ Test Plan Development
• Hardware design and development
• Schematic creation and review, Placement review, Layout verification
• Test Vector Creation/ Conversion
• Test Program Development & debug.
• Characterization, Correlation
• Support for reliability engineering and Data analysis
• Optimization (Process, Test Time, Test Limits etc), Release to Production
Software or Programming Skills
• Programming languages :C, Assembly Languages 8051, VBA, VHDL
• Software packages : Xilinx, MATLAB, TINA, Allegro
ATE Platforms experience
• Ultra Flex, Integra Flex
• J750
Educational Qualifications
B Tech in Electronics and Communication Engineering, passed with first class with distinction
DETAILED WORK EXPERIENCE
Ι) PROJECT: J750 to Ultra FLEX Conversion for Final Test
ATE: Ultra Flex
DEVICE DESCRIPTION: This is a microcontroller unit for safety application in automobile.
Device having two type of packaging BGA and LQFP with different pin count
ROLES AND RESPONSIBILITIES:
• Involved in test program development , test debug and test time reduction
Involved in critical test debug of module ADC, PMC(Power Management controller), Temp
sensor, OSC.
• Successfully completed debug for multisite x8 and x12 for BGA and LQFP respectively.
• Having knowledge of Instrument like UP1600,UP800, UVI80, UVS256 UPAC80 source
and capture.
ΙΙ) PROJECT: Probe and FT Conversion from Single Site to Octal Site
ATE: Integra Flex
DEVICE DESCRIPTION: Device is Ultrasonic interface controller, Used for communication to
the Ultrasonic Sensors (Protocol Controller and Transceiver).
ROLES AND RESPONSIBILITIES:
• Involved in Design of Load Board, Probe Card and Prober Interface .
• Developed and debugged test program for wafer and package part.
• Worked on JTAG and SPI interface.
• Debugged critical test like Bandgap, Oscillator ,Iref, HSS trimming,
• Prepared preliminary Cgm report for data analysis.
• Having knowledge of different IG-XL tools and different Integra Flex instruments.
ΙΙΙ) PROJECT: Probe and FT Conversion from Single Site to Octal Site
DEVICE DESCRIPTION: Device is a sensor which controls the ultrasonic drive pulse and
processes the received echo signal.
ATE: Integra Flex
ROLES AND RESPONSIBILITIES
• Converted customer library function to standard routines to use in our program.
• Involved in Design of Load Board, Probe Card and Prober Interface Board.
• Developed and debugged test program for wafer and package part.
• Debugged critical test like Bandgap, Oscillator, Iref and high current trimming.
Ις) Project: Program audit
ATE: Ultra Flex
PROJECT DESCRIPTION: This is production program review for the 100% compliance for the
test spec, test method and limits
ROLES AND RESPONSIBILITIES
• Compared Spec Vs Production ETS code.
• Found some critical error, limit mismatch and created the report which shared with TE.
Praveen Kumar

More Related Content

What's hot

What's hot (19)

Resume150721
Resume150721Resume150721
Resume150721
 
Resume
ResumeResume
Resume
 
Rahul_Ramani_Profile
Rahul_Ramani_ProfileRahul_Ramani_Profile
Rahul_Ramani_Profile
 
Shinoop__Testing_Specialist
Shinoop__Testing_SpecialistShinoop__Testing_Specialist
Shinoop__Testing_Specialist
 
MMeadowsRSM922016
MMeadowsRSM922016MMeadowsRSM922016
MMeadowsRSM922016
 
Yegammai_CV
Yegammai_CVYegammai_CV
Yegammai_CV
 
resume' June-2015
resume' June-2015resume' June-2015
resume' June-2015
 
Resume-Shams_v3
Resume-Shams_v3Resume-Shams_v3
Resume-Shams_v3
 
Steve McRae_Sr. Engineering Test Specialist Resume_X12G
Steve McRae_Sr. Engineering Test Specialist Resume_X12GSteve McRae_Sr. Engineering Test Specialist Resume_X12G
Steve McRae_Sr. Engineering Test Specialist Resume_X12G
 
VVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand BhardwajVVDN_Resume_Anand Bhardwaj
VVDN_Resume_Anand Bhardwaj
 
Vlsi design services
Vlsi design servicesVlsi design services
Vlsi design services
 
Naveed RF Engineer
Naveed RF EngineerNaveed RF Engineer
Naveed RF Engineer
 
Haiping(tom)he2016 update
Haiping(tom)he2016 updateHaiping(tom)he2016 update
Haiping(tom)he2016 update
 
Jose Vera Resume
Jose Vera ResumeJose Vera Resume
Jose Vera Resume
 
LTTechServices_Surya
LTTechServices_SuryaLTTechServices_Surya
LTTechServices_Surya
 
Physical Design Services
Physical Design ServicesPhysical Design Services
Physical Design Services
 
Use Models for Extending IEEE 1687 to Analog Test
Use Models for Extending IEEE 1687 to Analog TestUse Models for Extending IEEE 1687 to Analog Test
Use Models for Extending IEEE 1687 to Analog Test
 
Pratik Shah_Revised Resume
Pratik Shah_Revised ResumePratik Shah_Revised Resume
Pratik Shah_Revised Resume
 
dale_mcclure_resume_V5
dale_mcclure_resume_V5dale_mcclure_resume_V5
dale_mcclure_resume_V5
 

Similar to Resume_Praveen1.1

Resume for System Integration Design, Testing, QA Verification and Validation...
Resume for System Integration Design, Testing, QA Verification and Validation...Resume for System Integration Design, Testing, QA Verification and Validation...
Resume for System Integration Design, Testing, QA Verification and Validation...Pradeep Parmar
 
JD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfJD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfPallavBishi1
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS G
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford
 
Curriculum_Vitae
Curriculum_VitaeCurriculum_Vitae
Curriculum_VitaeNilesh More
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan kumar
 
CV CPP Wynand de Wit - updated 02.04.15
CV CPP Wynand de Wit - updated 02.04.15CV CPP Wynand de Wit - updated 02.04.15
CV CPP Wynand de Wit - updated 02.04.15Wynand De Wit
 
Resume_DharshanBM
Resume_DharshanBMResume_DharshanBM
Resume_DharshanBMDarshan Bm
 
Peter Vinh Resume
Peter Vinh ResumePeter Vinh Resume
Peter Vinh ResumePeter Vinh
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen
 
Ramprasad-CV_3+yrs
Ramprasad-CV_3+yrsRamprasad-CV_3+yrs
Ramprasad-CV_3+yrsRamprasad B
 

Similar to Resume_Praveen1.1 (20)

Resume for System Integration Design, Testing, QA Verification and Validation...
Resume for System Integration Design, Testing, QA Verification and Validation...Resume for System Integration Design, Testing, QA Verification and Validation...
Resume for System Integration Design, Testing, QA Verification and Validation...
 
JD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdfJD Role Type Slides - 12.2022.pdf
JD Role Type Slides - 12.2022.pdf
 
DK_Eng_Resume
DK_Eng_ResumeDK_Eng_Resume
DK_Eng_Resume
 
VIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWAREVIKAS _SENIOR HARDWARE
VIKAS _SENIOR HARDWARE
 
Resume
ResumeResume
Resume
 
New updated eet klf
New updated eet klfNew updated eet klf
New updated eet klf
 
Gandhi
GandhiGandhi
Gandhi
 
JuswantoWardojo
JuswantoWardojoJuswantoWardojo
JuswantoWardojo
 
Michael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 ResumeMichael Ledford Fall 2014 Resume
Michael Ledford Fall 2014 Resume
 
Curriculum_Vitae
Curriculum_VitaeCurriculum_Vitae
Curriculum_Vitae
 
Resume Sept2015
Resume Sept2015Resume Sept2015
Resume Sept2015
 
Mathew Bibin_2016
Mathew Bibin_2016Mathew Bibin_2016
Mathew Bibin_2016
 
Chandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXPChandan Kumar_3+_Years _EXP
Chandan Kumar_3+_Years _EXP
 
CV CPP Wynand de Wit - updated 02.04.15
CV CPP Wynand de Wit - updated 02.04.15CV CPP Wynand de Wit - updated 02.04.15
CV CPP Wynand de Wit - updated 02.04.15
 
Resume_DharshanBM
Resume_DharshanBMResume_DharshanBM
Resume_DharshanBM
 
Peter Vinh Resume
Peter Vinh ResumePeter Vinh Resume
Peter Vinh Resume
 
Tieng Nguyen resume
Tieng Nguyen resumeTieng Nguyen resume
Tieng Nguyen resume
 
Ravindra_Resume
Ravindra_ResumeRavindra_Resume
Ravindra_Resume
 
CV
CVCV
CV
 
Ramprasad-CV_3+yrs
Ramprasad-CV_3+yrsRamprasad-CV_3+yrs
Ramprasad-CV_3+yrs
 

Resume_Praveen1.1

  • 1. PRAVEEN KUMAR Correspondence Address Semiconductor Test Engineer-Digital and Analog C/o-Vijay Prasad , Phone No: +91-7406490263 Vill-Nayadih, PO-Derhgaon PS-Kashichak, Dist-Nawada, Bihar, PIN-805130 Email: praveen5932@gmail.com Profile 2.5 years experience as a Test engineer in Tessolve Semiconductor Pvt Ltd. Professional Summary • Experience in post silicon validation, Characterization and ATE environment. • Have good experience in AC characteristics, DC characteristics and functional tests debugging. • Have good experience in validating of DIGITAL (Micro Controllers) & PMIC (Buck & Boost Converters) devices. • Sound knowledge on digital and analog circuit design & concepts and developing the test programs, test plans as per device specs. • Experience on hardware design – Schematic capture, lay out and PCB design rules • Have good experience in designing the validation boards, HIB (Hardware interface board), PIB (Probe Interface board) and Probe cards, supported to PCB team in Schematic Placement, Routing stages. • Working experience on Teradyne Flex ATEs , Handlers , Probers and Complex test systems • Good understanding on Reliability engineering, such as HV Screening, ESD/Leakage, Thermal Cycling etc • Exposure on data analysis of tested results (eg: Cpk, Cgm, Correlation, Overkill, under kill Analysis etc.) • Have good knowledge on SCAN, ATPG, boundary Scan etc. • Have experience in SOC (Pressure Sensor System) validation. • Able to develop data analysis scripts using VB. • Have good programming skills in C language and VHDL. • Have good knowledge on different type of trimmings (Vbg(band gap), Iref, oscillator, Vref etc.), communication protocols (SPI,JTAG), Memory blocks (OTP, EEPROM), Regulators • Very familiar with oscilloscope, functional generators, logical analyzer etc. Roles and Responsibilities • Test List/ Test Plan Development • Hardware design and development • Schematic creation and review, Placement review, Layout verification • Test Vector Creation/ Conversion • Test Program Development & debug.
  • 2. • Characterization, Correlation • Support for reliability engineering and Data analysis • Optimization (Process, Test Time, Test Limits etc), Release to Production Software or Programming Skills • Programming languages :C, Assembly Languages 8051, VBA, VHDL • Software packages : Xilinx, MATLAB, TINA, Allegro ATE Platforms experience • Ultra Flex, Integra Flex • J750 Educational Qualifications B Tech in Electronics and Communication Engineering, passed with first class with distinction DETAILED WORK EXPERIENCE Ι) PROJECT: J750 to Ultra FLEX Conversion for Final Test ATE: Ultra Flex DEVICE DESCRIPTION: This is a microcontroller unit for safety application in automobile. Device having two type of packaging BGA and LQFP with different pin count ROLES AND RESPONSIBILITIES: • Involved in test program development , test debug and test time reduction Involved in critical test debug of module ADC, PMC(Power Management controller), Temp sensor, OSC. • Successfully completed debug for multisite x8 and x12 for BGA and LQFP respectively. • Having knowledge of Instrument like UP1600,UP800, UVI80, UVS256 UPAC80 source and capture. ΙΙ) PROJECT: Probe and FT Conversion from Single Site to Octal Site ATE: Integra Flex DEVICE DESCRIPTION: Device is Ultrasonic interface controller, Used for communication to the Ultrasonic Sensors (Protocol Controller and Transceiver). ROLES AND RESPONSIBILITIES: • Involved in Design of Load Board, Probe Card and Prober Interface . • Developed and debugged test program for wafer and package part. • Worked on JTAG and SPI interface.
  • 3. • Debugged critical test like Bandgap, Oscillator ,Iref, HSS trimming, • Prepared preliminary Cgm report for data analysis. • Having knowledge of different IG-XL tools and different Integra Flex instruments. ΙΙΙ) PROJECT: Probe and FT Conversion from Single Site to Octal Site DEVICE DESCRIPTION: Device is a sensor which controls the ultrasonic drive pulse and processes the received echo signal. ATE: Integra Flex ROLES AND RESPONSIBILITIES • Converted customer library function to standard routines to use in our program. • Involved in Design of Load Board, Probe Card and Prober Interface Board. • Developed and debugged test program for wafer and package part. • Debugged critical test like Bandgap, Oscillator, Iref and high current trimming. Ις) Project: Program audit ATE: Ultra Flex PROJECT DESCRIPTION: This is production program review for the 100% compliance for the test spec, test method and limits ROLES AND RESPONSIBILITIES • Compared Spec Vs Production ETS code. • Found some critical error, limit mismatch and created the report which shared with TE. Praveen Kumar