Study on 32-bit Cortex- M3 Powered MCU: STM32F101 <ul><li>Source:  STMicroelectronics  </li></ul>
Introduction <ul><li>Purpose </li></ul><ul><ul><li>An Overview Study on 32-bit Cortex M3 Powered MCU: STM32F101 </li></ul>...
Features <ul><li>■  Core: ARM 32-bit Cortex™-M3 CPU: 36 MHz maximum frequency, 1.25 DMIPS/MHz ,Dhrystone 2.1 and Single-cy...
Applications <ul><li>Industrial: </li></ul><ul><ul><li>PLC </li></ul></ul><ul><ul><li>Inverters </li></ul></ul><ul><ul><li...
The STM32 Key Benefits <ul><li>Leading-edge architecture with the latest Cortex-M3 core from ARM </li></ul><ul><li>Excelle...
STM32 Complete Family
STM32F10x Block Diagram
Memory Layout <ul><li>The FLASH Memory region is composed of three sections.  </li></ul><ul><li>First is the User FLASH me...
Power Control (PWR) <ul><li>The device requires a 2.0-to-3.6 V operating voltage supply (VDD).  </li></ul><ul><li>An embed...
Basic Structure of a Standard I/O Port bit <ul><li>Each of the general-purpose I/O ports has two 32-bit configuration regi...
Interrupts and Events <ul><li>Nested vectored interrupt controller (NVIC) Features: </li></ul><ul><ul><li>●  60 maskable i...
DMA Block Diagram
Analog-to-Digital Converter (ADC)
Digital-to-Analog converter (DAC) ●  Two DAC converters: one output channel each ●  8-bit or 12-bit monotonic output ●  Le...
Universal Synchronous Asynchronous Receiver Transmitter (USART) ●  Full duplex, asynchronous communications ●  NRZ  standa...
I2C Introduction
Controller Area Network (bxCAN) ●  Supports CAN protocol version 2.0 A, B Active. ●  Bit rates up to 1 Mbit/s. ●  Supports...
USB Full Speed Device Interface (USB)
I2S Functional Description
SPI Functional Description The SPI peripheral contains a hardware CRC unit which is designed to support interfacing with m...
Development Tools Hitex Performance Stick <ul><li>Choice of Complete Hardware/Software Toolset </li></ul><ul><ul><li>Evalu...
Debug Support (DBG)
Additional Resource <ul><li>For ordering the  STM32F101T6/T8 , please click the part list or </li></ul><ul><li>Call our sa...
Upcoming SlideShare
Loading in …5
×

Study on 32-bit Cortex - M3 Powered MCU: STM32F101

2,932 views

Published on

An Overview Study on 32-bit Cortex M3 Powered MCU: STM32F101

Published in: Technology, Business
0 Comments
4 Likes
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total views
2,932
On SlideShare
0
From Embeds
0
Number of Embeds
2
Actions
Shares
0
Downloads
0
Comments
0
Likes
4
Embeds 0
No embeds

No notes for slide

Study on 32-bit Cortex - M3 Powered MCU: STM32F101

  1. 1. Study on 32-bit Cortex- M3 Powered MCU: STM32F101 <ul><li>Source: STMicroelectronics </li></ul>
  2. 2. Introduction <ul><li>Purpose </li></ul><ul><ul><li>An Overview Study on 32-bit Cortex M3 Powered MCU: STM32F101 </li></ul></ul><ul><li>Outline </li></ul><ul><ul><li>Features </li></ul></ul><ul><ul><li>Application </li></ul></ul><ul><ul><li>STM32 Key Benefit </li></ul></ul><ul><ul><li>STM32 Family and Block Diagram </li></ul></ul><ul><ul><li>Basic Structure of Standard I/O port bit </li></ul></ul><ul><ul><li>Interrupt and Event </li></ul></ul><ul><ul><li>ADC, DAC, I2S, SPI, I2C, USB, CAN, USART </li></ul></ul><ul><ul><li>Development tool and Debug. </li></ul></ul><ul><li>Content </li></ul><ul><ul><li>23 pages </li></ul></ul>
  3. 3. Features <ul><li>■ Core: ARM 32-bit Cortex™-M3 CPU: 36 MHz maximum frequency, 1.25 DMIPS/MHz ,Dhrystone 2.1 and Single-cycle multiplication and hardware division. </li></ul><ul><li>■ Memories: 64 to 128 Kbytes of Flash memory and 10 to 16 Kbytes of SRAM. </li></ul><ul><li>■ Clock, reset and supply management </li></ul><ul><ul><li>– 2.0 to 3.6 V application supply and I/Os </li></ul></ul><ul><ul><li>– POR, PDR and programmable voltage detector (PVD) </li></ul></ul><ul><ul><li>– 4-to-16 MHz crystal oscillator </li></ul></ul><ul><ul><li>– Internal 8 MHz factory-trimmed RC </li></ul></ul><ul><ul><li>– Internal 40 kHz RC </li></ul></ul><ul><ul><li>– PLL for CPU clock </li></ul></ul><ul><ul><li>– 32 kHz oscillator for RTC with calibration </li></ul></ul><ul><li>■ Low power: Sleep, Stop and Standby modes </li></ul><ul><li>■ Debug mode: Serial wire debug (SWD) and JTAG interfaces </li></ul><ul><li>■ DMA: 7-channel DMA controller </li></ul><ul><li>■ 1 × 12-bit, 1 μs A/D converter (up to 16 channels) </li></ul><ul><li>■ Up to 80 fast I/O ports </li></ul><ul><li>■ Peripherals supported: timers, ADC, SPI’s, I2Cs and USART’s (LIN, IrDA capability, modem control) </li></ul><ul><li>■ CRC calculation unit, 96-bit unique ID </li></ul>
  4. 4. Applications <ul><li>Industrial: </li></ul><ul><ul><li>PLC </li></ul></ul><ul><ul><li>Inverters </li></ul></ul><ul><ul><li>Printers, scanners </li></ul></ul><ul><ul><li>Industrial networking </li></ul></ul><ul><li>Building and security: </li></ul><ul><ul><li>Alarm systems </li></ul></ul><ul><ul><li>Video intercom </li></ul></ul><ul><ul><li>HVAC </li></ul></ul><ul><li>Low power: </li></ul><ul><ul><li>Glucose meters </li></ul></ul><ul><ul><li>Power meters </li></ul></ul><ul><ul><li>Battery operated applications </li></ul></ul><ul><li>Appliances: </li></ul><ul><ul><li>Motor drive </li></ul></ul><ul><ul><li>Application control </li></ul></ul><ul><li>Consumer: </li></ul><ul><ul><li>PC peripherals, gaming </li></ul></ul><ul><ul><li>Digital camera, GPS platforms </li></ul></ul>
  5. 5. The STM32 Key Benefits <ul><li>Leading-edge architecture with the latest Cortex-M3 core from ARM </li></ul><ul><li>Excellent real-time behaviour </li></ul><ul><li>Outstanding power efficiency </li></ul><ul><li>Superior and innovative peripherals </li></ul><ul><li>Maximum integration </li></ul><ul><li>Easy development, </li></ul><ul><li>Fast time to market </li></ul><ul><li>Flexible static memory controller (FSMC) </li></ul>
  6. 6. STM32 Complete Family
  7. 7. STM32F10x Block Diagram
  8. 8. Memory Layout <ul><li>The FLASH Memory region is composed of three sections. </li></ul><ul><li>First is the User FLASH memory starting at 0x0000000. </li></ul><ul><li>Second is the System Memory also called the big information block. This is 4K of FLASH memory that is factory programmed with a boot-loader. </li></ul><ul><li>The final section from 0x1FFFF800 is called the little information block and </li></ul><ul><li>contains a group of option bytes that allow you to configure some system settings for the STM32. </li></ul>
  9. 9. Power Control (PWR) <ul><li>The device requires a 2.0-to-3.6 V operating voltage supply (VDD). </li></ul><ul><li>An embedded regulator is used to supply the internal 1.8 V digital power. </li></ul><ul><li>The real-time clock (RTC) and backup registers can be powered from the VBAT voltage when the main VDD supply is powered off. </li></ul><ul><li>Independent A/D converter supply and reference voltage </li></ul><ul><li>It has Battery backup domain for optional standby voltage supplied by a battery. </li></ul>
  10. 10. Basic Structure of a Standard I/O Port bit <ul><li>Each of the general-purpose I/O ports has two 32-bit configuration registers, two 32-bit data registers, a 32-bit set/reset register, a 16-bit reset register and a 32-bit locking register. </li></ul><ul><li>Each port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software in several modes: </li></ul><ul><ul><li>● Input floating </li></ul></ul><ul><ul><li>● Input pull-up </li></ul></ul><ul><ul><li>● Input-pull-down </li></ul></ul><ul><ul><li>● Analog Input </li></ul></ul><ul><ul><li>● Output open-drain </li></ul></ul><ul><ul><li>● Output push-pull </li></ul></ul><ul><ul><li>● Alternate function push-pull </li></ul></ul><ul><ul><li>● Alternate function open-drain </li></ul></ul>
  11. 11. Interrupts and Events <ul><li>Nested vectored interrupt controller (NVIC) Features: </li></ul><ul><ul><li>● 60 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) </li></ul></ul><ul><ul><li>● 16 programmable priority levels (4 bits of interrupt priority are used) </li></ul></ul><ul><ul><li>● Low-latency exception and interrupt handling </li></ul></ul><ul><ul><li>● Power management control </li></ul></ul><ul><ul><li>● Implementation of System Control Registers </li></ul></ul><ul><li>External interrupt/event controller (EXTI) Main features: </li></ul><ul><ul><li>● Independent trigger and mask on each interrupt/event line </li></ul></ul><ul><ul><li>● Dedicated status bit for each interrupt line </li></ul></ul><ul><ul><li>● Generation of up to 19 software event/interrupt requests </li></ul></ul><ul><ul><li>● Detection of external signal with pulse width lower than APB2 clock period </li></ul></ul>
  12. 12. DMA Block Diagram
  13. 13. Analog-to-Digital Converter (ADC)
  14. 14. Digital-to-Analog converter (DAC) ● Two DAC converters: one output channel each ● 8-bit or 12-bit monotonic output ● Left or right data alignment in 12-bit mode ● Synchronized update capability ● Noise-wave generation ● Triangular-wave generation ● Dual DAC channel independent or simultaneous conversions ● DMA capability for each channel ● External triggers for conversion ● Input voltage reference VREF+
  15. 15. Universal Synchronous Asynchronous Receiver Transmitter (USART) ● Full duplex, asynchronous communications ● NRZ standard format (Mark/Space) ● Fractional baud rate generator systems baud rates up to 4.5 MBits/s ● Programmable data word length (8 or 9 bits) ● Configurable stop bits ● LIN Master Synchronous Break send capability and LIN slave break detection capability ● IrDA SIR Encoder Decoder ● Smartcard Emulation Capability: ISO 7816-3 standards, 0.5, 1.5 Stop Bits ● Single wire Half Duplex Communication ● Multiprocessor communication ● Wake up from mute mode ● Two receiver wakeup modes: Address bit (MSB, 9th bit), Idle line ● Ten interrupt sources with flags ● Four error detection flags ● Separate enable bits for Transmitter and Receiver
  16. 16. I2C Introduction
  17. 17. Controller Area Network (bxCAN) ● Supports CAN protocol version 2.0 A, B Active. ● Bit rates up to 1 Mbit/s. ● Supports the Time Triggered Communication option. ● Three transmit mailboxes. ● Configurable transmit priority. ● Time Stamp on SOF transmission.
  18. 18. USB Full Speed Device Interface (USB)
  19. 19. I2S Functional Description
  20. 20. SPI Functional Description The SPI peripheral contains a hardware CRC unit which is designed to support interfacing with multimedia and SD memory cards.
  21. 21. Development Tools Hitex Performance Stick <ul><li>Choice of Complete Hardware/Software Toolset </li></ul><ul><ul><li>Evaluation Boards </li></ul></ul><ul><ul><li>Compilers (Tasking, IAR, ARM, or GNU C/C++) </li></ul></ul><ul><ul><li>Development Software (HiTop3, EWARM, uVision, , Ride) </li></ul></ul><ul><ul><li>Includes sample Codes </li></ul></ul><ul><li>Proven Solution from: </li></ul><ul><ul><li>Hitex </li></ul></ul><ul><ul><li>IAR </li></ul></ul><ul><ul><li>Keil </li></ul></ul><ul><ul><li>Raisonance </li></ul></ul><ul><li>Minimal investment to start Development </li></ul>USB-to-JTAG Adapter
  22. 22. Debug Support (DBG)
  23. 23. Additional Resource <ul><li>For ordering the STM32F101T6/T8 , please click the part list or </li></ul><ul><li>Call our sales hotline </li></ul><ul><li>For additional inquires contact our technical service hotline </li></ul><ul><li>For more product information go to </li></ul><ul><ul><li>http://www.st.com/mcu/devicedocs-STM32F101T8-110.html </li></ul></ul>

×