Audio Version available in YouTube Link : https://www.youtube.com/AKSHARAM?sub_confirmation=1 subscribe the channel Computer Architecture and Organization V semester Anna University By Babu M, Assistant Professor Department of ECE RMK College of Engineering and Technology Chennai

1. UNIT V ADVANCED COMPUTER ARCHITECTURE
Parallel processing architectures and challenges, Hardware
multithreading, Multicore and shared memory multiprocessors,
Introduction to Graphics Processing Units, Clusters and Warehouse
scale computers - Introduction to Multiprocessor network topologies.

2. PARALLEL PROCESSING
ARCHITECTURES AND CHALLENGES
A computer system with at least two processors.
Multiprocessor
Utilizing multiple processors by running independent programs simultaneously
Task-level Parallelism / Process-level Parallelism
A single program that runs on multiple processors simultaneously.
Parallel Processing Program / Parallel Software

3. PARALLEL PROCESSING
ARCHITECTURES AND CHALLENGES
A microprocessor containing multiple processors (“cores”) in a single
integrated circuit.
Multicore Microprocessor
A parallel processor with a single physical address space
Shared Memory Multiprocessor (SMP)
A set of computers connected over a LAN that function as a single large
multiprocessor
Cluster

4. PARALLEL PROCESSING
ARCHITECTURES AND CHALLENGES

5. PARALLEL PROCESSING
CHALLENGES
1. Scheduling
2. Partitioning the work into parallel pieces
3. Balancing the load evenly
4. Time to synchronize
5. Overhead for communication

6. PARALLEL PROCESSING ARCHITECTURES
FLYNN’S TAXONOMY / FLYNN’S ARCHITECTURAL CLASSIFICATIONS
Michael J Flynn
The classification is based on the number of Instruction (Single /
Multiple) and Data streams (Single / Multiple) available in the
architecture
1. SISD (Single Instruction Stream Single Data Stream)
2. MISD (Multiple Instruction Stream Single Data Stream)
3. SIMD (Single Instruction Stream Multiple Data Stream)
4. MIMD (Multiple Instruction Stream Multiple Data Stream)

7. FLYNN’S CLASSIFICATION -SISD
FLYNN’S TAXONOMY / FLYNN’S ARCHITECTURAL CLASSIFICATIONS
Control Unit
(CU)
Processor Unit
(PU)
Memory Module
(MM)
IS
IS DS

8. FLYNN’S CLASSIFICATION -SIMD
FLYNN’S TAXONOMY / FLYNN’S ARCHITECTURAL CLASSIFICATIONS
Control Unit
(CU)
PU 1
IS
DS 1
PU 2
PU n
MM 1
MM 2
MM n
DS 2
DS n
IS
SHAREDMEMORY(SM)

9. FLYNN’S CLASSIFICATION -MISD
FLYNN’S TAXONOMY / FLYNN’S ARCHITECTURAL CLASSIFICATIONS
PU 1
DS
MM 1
IS 1
SHARED MEMORY (SM)
MM 2 MM n
CU 1
PU 2CU 2
PU nCU n
DS IS 2 IS n
IS 2
IS 1
IS n

10. FLYNN’S CLASSIFICATION -MIMD
FLYNN’S TAXONOMY / FLYNN’S ARCHITECTURAL CLASSIFICATIONS
PU 1CU 1
PU 2CU 2
PU nCU n
IS 2
IS 1
IS n
MM 1
MM 2
MM n
SM
DS 1
DS 2
DS n
1. Tightly Coupled
2. Loosely Coupled
- MSISD