SlideShare a Scribd company logo

CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)

•Download as PPTX, PDF•
•
G
Gowri Kishore

CPLD is acronym as Complex Programmable Logic Devices And they are designed to appear just like a large number of PALs in a single chip, connected to each other through a cross point switch A CPLD is a semiconductor device containing programmable blocks called macro cells , which contains logic implementing of expressions.

Education
1 of 11
16-04-2020 T.GOWRI KISHORE VLSI DESIGN
CPLD • CPLD is acronym as Complex Programmable Logic Devices. • A CPLD is a semiconductor device containing programmable blocks called macro cells , which contains logic implementing of expressions. 16-04-2020 T.GOWRI KISHORE
CPLD Architecture:- 16-04-2020 T.GOWRI KISHORE
16-04-2020 T.GOWRI KISHORE • A complex programmable logic device comprises of a group of programmable FBs (functional blocks). • The inputs and outputs of these functional blocks are connected together by a GIM (global interconnection matrix). • This interconnection matrix is reconfigurable, so that we can modify the contacts between the functional blocks. • There will be some input and output blocks that let us to unite CPLD to external world.
Functional Blocks:- • The programmable functional block as it consists of array of AND gates which can be programmed and OR gates are fixed. 16-04-2020 T.GOWRI KISHORE
I/0 Blocks:- • I/O block which is used to provide the interconnection to the logic blocks of the devices. • The I/O blocks of CPLD is used to drive signals to the pins of the CPLD device . 16-04-2020 T.GOWRI KISHORE
Interconnection:- • The CPLD interconnect is a very large programmable switch matrix that allows the signals from all parts of the devices go to all other parts of the device. 16-04-2020 T.GOWRI KISHORE
CPLD Design Tools:- • There are two important design tools available in the market 1.Verilog HDL 2.VHDL(V stands for VHSIC-Very High Speed Integrated Circuit) * HDL stands for Hardware description Language. 16-04-2020 T.GOWRI KISHORE
Advantages:- 1.Easy to design. 2.Operation speed is fast. 3. Cost is Low 16-04-2020 T.GOWRI KISHORE
Dis-Advantage:- • Suitable for small scale applications 16-04-2020 T.GOWRI KISHORE
Application :- • CPLD can be used for digital designs which perform boot loaders function. 16-04-2020 T.GOWRI KISHORE

Recommended

Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Revathi Subramaniam
 
Verilog Tasks and functions
Verilog Tasks and functionsVerilog Tasks and functions
Verilog Tasks and functionsVinchipsytm Vlsitraining
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices PldsGaditek
 
8051 Microcontroller ppt
8051 Microcontroller ppt8051 Microcontroller ppt
8051 Microcontroller pptRahul Kumar
 
Programmable logic devices
Programmable logic devicesProgrammable logic devices
Programmable logic devicesISMT College
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Revathi Subramaniam
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applicationsSudhanshu Janwadkar
 
PAL And PLA ROM
PAL And PLA ROMPAL And PLA ROM
PAL And PLA ROMRONAK SUTARIYA
 

Recommended

Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...
Complex Programmable Logic Devices(CPLD) & Field Programmable Logic Devices (...Revathi Subramaniam
 
Verilog Tasks and functions
Verilog Tasks and functionsVerilog Tasks and functions
Verilog Tasks and functionsVinchipsytm Vlsitraining
 
Programmable Logic Devices Plds
Programmable Logic Devices PldsProgrammable Logic Devices Plds
Programmable Logic Devices PldsGaditek
 
8051 Microcontroller ppt
8051 Microcontroller ppt8051 Microcontroller ppt
8051 Microcontroller pptRahul Kumar
 
Programmable logic devices
Programmable logic devicesProgrammable logic devices
Programmable logic devicesISMT College
 
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)Revathi Subramaniam
 
Fpga architectures and applications
Fpga architectures and applicationsFpga architectures and applications
Fpga architectures and applicationsSudhanshu Janwadkar
 
PAL And PLA ROM
PAL And PLA ROMPAL And PLA ROM
PAL And PLA ROMRONAK SUTARIYA
 
Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 
cplds
cpldscplds
cpldsAnish Gupta
 
Actel fpga
Actel fpgaActel fpga
Actel fpgaAnish Gupta
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpgaanishgoel
 
FPGA
FPGAFPGA
FPGAsubin mathew
 
PLDs
PLDsPLDs
PLDsVisualBee.com
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logicGaditek
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applicationselprocus
 
gate level modeling
gate level modelinggate level modeling
gate level modelingVandanaBR2
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic arrayHuba Akhtar
 
fpga programming
fpga programmingfpga programming
fpga programmingAnish Gupta
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitecturePrincipal,Guru Nanak Institute of Technology, Nagpur
 
FPGA
FPGAFPGA
FPGAAbhilash Nair
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)Sɐɐp ɐɥɯǝp
 
Switch level modeling
Switch level modelingSwitch level modeling
Switch level modelingDevi Pradeep Podugu
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 
FPGA
FPGAFPGA
FPGASyed Saeed
 
Unit 3 mpmc
Unit 3 mpmcUnit 3 mpmc
Unit 3 mpmctamilnesaner
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAsSudhanshu Janwadkar
 
Amba bus
Amba busAmba bus
Amba busrohitlinux
 
Fpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpgaFpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpgaMalik Tauqir Hasan
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSProfessor at RYM Engineering College, Ballari
 

More Related Content

What's hot

Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGAvelamakuri
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logicGaditek
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applicationselprocus
 
gate level modeling
gate level modelinggate level modeling
gate level modelingVandanaBR2
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic arrayHuba Akhtar
 
fpga programming
fpga programmingfpga programming
fpga programmingAnish Gupta
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)Sɐɐp ɐɥɯǝp
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array) Iffat Anjum
 

What's hot (20)

Fundamentals of FPGA
Fundamentals of FPGAFundamentals of FPGA
Fundamentals of FPGA
 
cplds
cpldscplds
cplds
 
Actel fpga
Actel fpgaActel fpga
Actel fpga
 
Cpld fpga
Cpld fpgaCpld fpga
Cpld fpga
 
FPGA
FPGAFPGA
FPGA
 
PLDs
PLDsPLDs
PLDs
 
Programmable array logic
Programmable array logicProgrammable array logic
Programmable array logic
 
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its ApplicationsComplex Programmable Logic Device (CPLD) Architecture and Its Applications
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
 
gate level modeling
gate level modelinggate level modeling
gate level modeling
 
Programmable logic array
Programmable logic arrayProgrammable logic array
Programmable logic array
 
fpga programming
fpga programmingfpga programming
fpga programming
 
Unit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA ArchitectureUnit VI CPLD-FPGA Architecture
Unit VI CPLD-FPGA Architecture
 
FPGA
FPGAFPGA
FPGA
 
Programmable logic device (PLD)
Programmable logic device (PLD)Programmable logic device (PLD)
Programmable logic device (PLD)
 
Switch level modeling
Switch level modelingSwitch level modeling
Switch level modeling
 
Fpga(field programmable gate array)
Fpga(field programmable gate array) Fpga(field programmable gate array)
Fpga(field programmable gate array)
 
FPGA
FPGAFPGA
FPGA
 
Unit 3 mpmc
Unit 3 mpmcUnit 3 mpmc
Unit 3 mpmc
 
Introduction to FPGAs
Introduction to FPGAsIntroduction to FPGAs
Introduction to FPGAs
 
Amba bus
Amba busAmba bus
Amba bus
 

Similar to CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)

L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptMikeTango5
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)NAGASAI547
 
Module-5-Introduction-to-Programmable-Logic-PROF.pdf
Module-5-Introduction-to-Programmable-Logic-PROF.pdfModule-5-Introduction-to-Programmable-Logic-PROF.pdf
Module-5-Introduction-to-Programmable-Logic-PROF.pdfAnthonyTayong1
 
Cpld and fpga mod vi
Cpld and fpga mod viCpld and fpga mod vi
Cpld and fpga mod viAgi George
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate arraySaransh Choudhary
 
Project report of 2016 Trainee_final
Project report of 2016 Trainee_finalProject report of 2016 Trainee_final
Project report of 2016 Trainee_finalAkash Chowdhury
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationAmber Bhaumik
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar reportrahul kumar verma
 
Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)Alok Singh
 
Plc ladder diagram
Plc ladder diagramPlc ladder diagram
Plc ladder diagramNalini MC
 
PLC and Industrial Automation - Technology Overview
PLC and Industrial Automation - Technology OverviewPLC and Industrial Automation - Technology Overview
PLC and Industrial Automation - Technology OverviewNereus Fernandes
 

Similar to CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES) (20)

Fpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpgaFpga 03-cpld-and-fpga
Fpga 03-cpld-and-fpga
 
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONSFIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
 
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).pptL12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
 
L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)L12 programmable+logic+devices+(pld)
L12 programmable+logic+devices+(pld)
 
Module-5-Introduction-to-Programmable-Logic-PROF.pdf
Module-5-Introduction-to-Programmable-Logic-PROF.pdfModule-5-Introduction-to-Programmable-Logic-PROF.pdf
Module-5-Introduction-to-Programmable-Logic-PROF.pdf
 
Chapter 4
Chapter 4Chapter 4
Chapter 4
 
Cpld and fpga mod vi
Cpld and fpga mod viCpld and fpga mod vi
Cpld and fpga mod vi
 
DELD Unit V cpld_fpga
DELD Unit V cpld_fpgaDELD Unit V cpld_fpga
DELD Unit V cpld_fpga
 
FPGA based mini Project.pptx
FPGA based mini Project.pptxFPGA based mini Project.pptx
FPGA based mini Project.pptx
 
Seminar on field programmable gate array
Seminar on field programmable gate arraySeminar on field programmable gate array
Seminar on field programmable gate array
 
Project report of 2016 Trainee_final
Project report of 2016 Trainee_finalProject report of 2016 Trainee_final
Project report of 2016 Trainee_final
 
nikhil.pptx
nikhil.pptxnikhil.pptx
nikhil.pptx
 
Digital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA ImplementationDigital VLSI Design and FPGA Implementation
Digital VLSI Design and FPGA Implementation
 
FPGA in outer space seminar report
FPGA in outer space seminar reportFPGA in outer space seminar report
FPGA in outer space seminar report
 
Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)Fpga &;cpld(by alok singh)
Fpga &;cpld(by alok singh)
 
plc8-200417125816.pdf
plc8-200417125816.pdfplc8-200417125816.pdf
plc8-200417125816.pdf
 
Plc ladder diagram
Plc ladder diagramPlc ladder diagram
Plc ladder diagram
 
Fpg as 11 body
Fpg as 11 bodyFpg as 11 body
Fpg as 11 body
 
Verilog
VerilogVerilog
Verilog
 
PLC and Industrial Automation - Technology Overview
PLC and Industrial Automation - Technology OverviewPLC and Industrial Automation - Technology Overview
PLC and Industrial Automation - Technology Overview
 

Recently uploaded

Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxRoyAbrique
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxGaneshChakor2
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpinRaunakKeshri1
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformChameera Dedduwage
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfchloefrazer622
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityGeoBlogs
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfsanyamsingh5019
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxNirmalaLoungPoorunde1
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphThiyagu K
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Celine George
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeThiyagu K
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...Marc Dusseiller Dusjagr
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3JemimahLaneBuaron
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdfQucHHunhnh
 
Introduction to AI in Higher Education_draft.pptx
Introduction to AI in Higher Education_draft.pptxIntroduction to AI in Higher Education_draft.pptx
Introduction to AI in Higher Education_draft.pptxpboyjonauth
 

Recently uploaded (20)

Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptxContemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
Contemporary philippine arts from the regions_PPT_Module_12 [Autosaved] (1).pptx
 
CARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptxCARE OF CHILD IN INCUBATOR..........pptx
CARE OF CHILD IN INCUBATOR..........pptx
 
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptxINDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
INDIA QUIZ 2024 RLAC DELHI UNIVERSITY.pptx
 
Student login on Anyboli platform.helpin
Student login on Anyboli platform.helpinStudent login on Anyboli platform.helpin
Student login on Anyboli platform.helpin
 
A Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy ReformA Critique of the Proposed National Education Policy Reform
A Critique of the Proposed National Education Policy Reform
 
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdfTataKelola dan KamSiber Kecerdasan Buatan v022.pdf
TataKelola dan KamSiber Kecerdasan Buatan v022.pdf
 
Arihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdfArihant handbook biology for class 11 .pdf
Arihant handbook biology for class 11 .pdf
 
Paris 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activityParis 2024 Olympic Geographies - an activity
Paris 2024 Olympic Geographies - an activity
 
Sanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdfSanyam Choudhary Chemistry practical.pdf
Sanyam Choudhary Chemistry practical.pdf
 
Employee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptxEmployee wellbeing at the workplace.pptx
Employee wellbeing at the workplace.pptx
 
Z Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot GraphZ Score,T Score, Percential Rank and Box Plot Graph
Z Score,T Score, Percential Rank and Box Plot Graph
 
Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17Advanced Views - Calendar View in Odoo 17
Advanced Views - Calendar View in Odoo 17
 
Measures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and ModeMeasures of Central Tendency: Mean, Median and Mode
Measures of Central Tendency: Mean, Median and Mode
 
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
“Oh GOSH! Reflecting on Hackteria's Collaborative Practices in a Global Do-It...
 
Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1Código Creativo y Arte de Software | Unidad 1
Código Creativo y Arte de Software | Unidad 1
 
Staff of Color (SOC) Retention Efforts DDSD
Staff of Color (SOC) Retention Efforts DDSDStaff of Color (SOC) Retention Efforts DDSD
Staff of Color (SOC) Retention Efforts DDSD
 
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
Mattingly "AI & Prompt Design: Structured Data, Assistants, & RAG"
 
Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3Q4-W6-Restating Informational Text Grade 3
Q4-W6-Restating Informational Text Grade 3
 
1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf1029 - Danh muc Sach Giao Khoa 10 . pdf
1029 - Danh muc Sach Giao Khoa 10 . pdf
 
Introduction to AI in Higher Education_draft.pptx
Introduction to AI in Higher Education_draft.pptxIntroduction to AI in Higher Education_draft.pptx
Introduction to AI in Higher Education_draft.pptx
 

CPLD (COMPLEX PROGRAMMABLE LOGIC DEVICES)

  • 2. CPLD • CPLD is acronym as Complex Programmable Logic Devices. • A CPLD is a semiconductor device containing programmable blocks called macro cells , which contains logic implementing of expressions. 16-04-2020 T.GOWRI KISHORE
  • 4. 16-04-2020 T.GOWRI KISHORE • A complex programmable logic device comprises of a group of programmable FBs (functional blocks). • The inputs and outputs of these functional blocks are connected together by a GIM (global interconnection matrix). • This interconnection matrix is reconfigurable, so that we can modify the contacts between the functional blocks. • There will be some input and output blocks that let us to unite CPLD to external world.
  • 5. Functional Blocks:- • The programmable functional block as it consists of array of AND gates which can be programmed and OR gates are fixed. 16-04-2020 T.GOWRI KISHORE
  • 6. I/0 Blocks:- • I/O block which is used to provide the interconnection to the logic blocks of the devices. • The I/O blocks of CPLD is used to drive signals to the pins of the CPLD device . 16-04-2020 T.GOWRI KISHORE
  • 7. Interconnection:- • The CPLD interconnect is a very large programmable switch matrix that allows the signals from all parts of the devices go to all other parts of the device. 16-04-2020 T.GOWRI KISHORE
  • 8. CPLD Design Tools:- • There are two important design tools available in the market 1.Verilog HDL 2.VHDL(V stands for VHSIC-Very High Speed Integrated Circuit) * HDL stands for Hardware description Language. 16-04-2020 T.GOWRI KISHORE
  • 9. Advantages:- 1.Easy to design. 2.Operation speed is fast. 3. Cost is Low 16-04-2020 T.GOWRI KISHORE
  • 10. Dis-Advantage:- • Suitable for small scale applications 16-04-2020 T.GOWRI KISHORE
  • 11. Application :- • CPLD can be used for digital designs which perform boot loaders function. 16-04-2020 T.GOWRI KISHORE